High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引：0

作者：

Zhao, Zhen ^{[1
]}

Bian, Jinian ^{[2
]}

Liu, Zhipeng ^{[2
]}

Wang, Yunfeng ^{[2
]}

Zhao, Kang ^{[2
]}

机构：

[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China

[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

基金：

中国国家自然科学基金;

关键词：

low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.

引用

页码：864 / +

页数：2

共 50 条

[41] On multiple-voltage high-level synthesis using algorithmic transformations
Yang, Hsueh-Chih
Dung, Lan-Rong
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 872 - 876
[42] Power-Aware High-Level Synthesis With Clock Skew Management
Yeh, Tung-Hua
Wang, Sying-Jyan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 167 - 171
[43] High-level synthesis for low power based on network flow method
Lyuh, CG
Kim, T
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) : 364 - 375
[44] Adopting High-level Synthesis Approach to Accelerate Power Management Design
Jelemenska, Katarina
Macko, Dominik
2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 124 - 130
[45] A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications
Hosseini, Seyed Rasool
Saberi, Mehdi
Lotfi, Reza
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1154 - 1158
[46] Automatic Partitioning of Behavioral Descriptions for High-Level Synthesis with Multiple Internal Throughputs
Schafer, Benjamin Carrion
PROCEEDINGS OF THE 2013 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN), 2013,
[47] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs
Kanewala, Udaree
Gamlath, Kesara
Ramanayake, Hasindu
Herath, Kalindu
Nawinne, Isuru
Ragel, Roshan
2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
[48] Improving Power & Latency Metrics for Hardware Trojan Detection during High Level Synthesis
Shathanaa, R.
Ramasubramanian, N.
2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,
[49] High-level synthesis design flow for power side-channel security
Zhang L.
Mu D.
Hu W.
Tai Y.
1600, Science Press (47): : 64 - 69
[50] HLS-pg: High-Level Synthesis of Power-Gated Circuits
Choi, Eunjoo
Shin, Changsik
Shin, Youngsoo
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 451 - 456

← 1 2 3 4 5 →