High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引：0

作者：

Zhao, Zhen ^{[1
]}

Bian, Jinian ^{[2
]}

Liu, Zhipeng ^{[2
]}

Wang, Yunfeng ^{[2
]}

Zhao, Kang ^{[2
]}

机构：

[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China

[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

基金：

中国国家自然科学基金;

关键词：

low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.

引用

页码：864 / +

页数：2

共 50 条

[31] Resource sharing combined with layout effects in high-level synthesis
Um, Junhyung
Kim, Taewhan
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (03): : 231 - 243
[32] Bus optimization for low power in high-level synthesis
Hong, S
Kim, T
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 1 - 17
[33] High-level synthesis for low-power design
School of Electrical and Computer Engineering, Cornell University, Ithaca
NY, United States
不详
IL, United States
IPSJ Trans. Syst. LSI Des. Methodol., (12-25): : 12 - 25
[34] Resource Sharing Combined with Layout Effects in High-Level Synthesis
Junhyung Um
Taewhan Kim
Journal of VLSI signal processing systems for signal, image and video technology, 2006, 44 : 231 - 243
[35] A look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis
Xing, Xianwu
Jong, Ching Chuen
MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 595 - 605
[36] Low Power Scheduling in High-level Synthesis using Dual-Vth Library
Ghandali, Samaneh
Alizadeh, Bijan
Navabi, Zainalabedin
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 502 - 506
[37] Data path allocation for low power in high-level synthesis
Zheng, YH
Jong, CC
Zhu, HW
DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 116 - 121
[38] Synthesis of low-power selectively-clocked systems from high-level specification
Benini, L
De Micheli, G
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 311 - 321
[39] On multiple-voltage high-level synthesis using algorithmic transformations
Dung, LR
Yang, HC
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3100 - 3108
[40] Scalar replacement in the presence of multiple write accesses for high-level synthesis
Seto, Kenshu
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 26 - 31

← 1 2 3 4 5 →