High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引：0

作者：

Zhao, Zhen ^{[1
]}

Bian, Jinian ^{[2
]}

Liu, Zhipeng ^{[2
]}

Wang, Yunfeng ^{[2
]}

Zhao, Kang ^{[2
]}

机构：

[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China

[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

基金：

中国国家自然科学基金;

关键词：

low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.

引用

页码：864 / +

页数：2

共 50 条

[21] Power Aware High Level Synthesis of Hardware Coprocessors
Ahuja, Sumit
Zhang, Wei
Lakshminarayana, Avinash
Shukla, Sandeep K.
JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (03) : 376 - 389
[22] Low power high performance level converter for dual supply voltage systems
Aezinia, Fatemeh
Afzali-Kusha, Ali
IEICE ELECTRONICS EXPRESS, 2007, 4 (09): : 306 - 311
[23] A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths
Del Barrio, Alberto A.
Memik, Seda Ogrenci
Molina, Maria C.
Mendias, Jose M.
Hermida, Roman
INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 119 - 130
[24] Network Simplex Method Based Multiple Voltage Scheduling in Power-Efficient High-Level Synthesis
Hao, Cong
Chen, Song
Yoshimura, Takeshi
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 237 - 242
[25] PMHLS 2.0: An Automated Optimization of Power Management During High-Level Synthesis
Macko, Dominik
PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 205 - 212
[26] Low Power Methodology for an ASIC design flow based on High-Level Synthesis
Bin Muslim, Fahad
Qamar, Affaq
Lavagno, Luciano
2015 23RD INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS (SOFTCOM), 2015, : 11 - 15
[27] An Energy-Efficient Floorplan Driven High-Level Synthesis Algorithm for Multiple Clock Domains Design
Abe, Shin-ya
Shi, Youhua
Usami, Kimiyoshi
Yanagisawa, Masao
Togawa, Nozomu
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (07) : 1376 - 1391
[28] Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint
Chi, Jun Cheng
Lee, Hung Hsie
Tsai, Sung Han
Chi, Mely Chen
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (06) : 637 - 648
[29] Power Estimation Methodology for a High-Level Synthesis Framework
Ahuja, Sumit
Mathaikutty, Deepak A.
Singh, Gaurav
Stetzer, Joe
Shukla, Sandeep K.
Dingankar, Ajit
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 541 - +
[30] Integration of low power analysis into high-level synthesis
Rettberg, A
Kleinjohann, B
Rammig, FJ
DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 195 - 204

← 1 2 3 4 5 →