Embedded Multidie Interconnect Bridge-A Localized, High-Density Multichip Packaging Interconnect

被引:55
|
作者
Mahajan, Ravi [1 ]
Qian, Zhiguo [1 ]
Viswanath, Ram S. [1 ]
Srinivasan, Sriram [1 ]
Aygun, Kemal [1 ]
Jen, Wei-Lun [1 ]
Sharan, Sujit [1 ]
Dhall, Ashish [1 ]
机构
[1] Intel Corp, Dept Assembly & Test Technol Dev, Chandler, AZ 85226 USA
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2019年 / 9卷 / 10期
关键词
Back end of line (BEOL); CPU; dense multichip packaging (MCP); DRAM; embedded multidie interconnect bridge (EMIB); high bandwidth memory generation 2 (HBM2); MCP; through-silicon via (TSV);
D O I
10.1109/TCPMT.2019.2942708
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article provides an overview of the embedded multidie interconnect bridge (EMIB) multichip packaging (MCP) technology. EMIB is a unique packaging paradigm that provides very high-density interconnects (currently in the range of 500-1000 I/O/mm) localized in between two devices, thus enabling high-bandwidth (BW) on-package links while leaving the rest of the package structures and designs unaffected. The construction of the silicon bridge and the package to allow high BW electrical signaling between two dies is discussed in detail. Examples of the EMIB implementations for the links between the field-programmable gate array (FPGA) logic and high bandwidth memory generation 2 (HBM2) memory stacks, graphics die and HBM2 memory stacks, FPGA logic die, and high-performance transceiver die are described. EMIB packaging is compared with similar high-density interconnect technologies such as silicon interposer with through-silicon vias (TSVs) and other fan-out-based package technologies. Design optimization strategies for power delivery and I/O routing in the presence of an embedded bridge are highlighted.
引用
收藏
页码:1952 / 1962
页数:11
相关论文
共 50 条
  • [21] High Density Interconnect Processes for Panel Level Packaging
    Ostmann, Andreas
    Schein, Friedrich-Leonhard
    Dietterle, Michael
    Kunz, Marc
    Lang, Klaus-Dieter
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [22] High density, low cost packaging and interconnect technology
    Garrou, P
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 10 - 17
  • [23] High density interconnect embedded magnetics for integrated power
    Roshen, Waseem A.
    Korman, Charlie S.
    Daum, Wolfgang
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (04) : 867 - 879
  • [24] New PCB technologies emerge for high-density interconnect
    Cookson Electronics, Providence, United States
    Electron Packag Prod, 4 (75-76, 78):
  • [25] EUROCARD DESIGN PROVIDES HIGH-DENSITY INTERCONNECT STANDARD
    WEGHORN, F
    ELECTRONIC PRODUCTS MAGAZINE, 1983, 25 (10): : 73 - 75
  • [26] BENZOCYCLOBUTENES FOR THIN-FILM, HIGH-DENSITY INTERCONNECT
    BURDEAUX, DC
    TOWNSEND, PH
    HAHN, SF
    THOMSEN, M
    GILPIN, JA
    MCGEE, R
    CARR, JN
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 927 - 936
  • [27] High density interconnect and packaging - How to design and implement for products
    Chandler, N
    GEC JOURNAL OF TECHNOLOGY, 1997, 14 (02): : 115 - 122
  • [28] High-density, end-to-end optoelectronic integration and packaging for digital-optical interconnect systems
    Chang, GK
    Guidotti, D
    Huang, ZR
    Wan, LX
    Yu, JJ
    Hegde, S
    Kuo, HF
    Chang, YJ
    Liu, F
    Wang, FT
    Tummala, R
    ENABLING PHOTONICS TECHNOLOGIES FOR DEFENSE, SECURITY, AND AEROSPACE APPLICATIONS, 2005, 5814 : 176 - 190
  • [29] Interconnect Reliability Characterization of a High-Density 3-D Chip-on-Chip Interconnect Technology
    Cheng, Hsien-Chie
    Tsai, Yu-Min
    Lu, Su-Tsai
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (12): : 2037 - 2047
  • [30] High-density CMOS interconnect realized on flexible organic substrate
    Li, HY
    Hwang, N
    Guo, LH
    Zhang, QX
    Teoh, KW
    Lo, GQ
    Balasubraminian, N
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (02) : 102 - 104