A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS

被引:161
作者
Yao, LB [1 ]
Steyaert, MSJ [1 ]
Sansen, W [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elektrotech, ESAT MICAS, B-3001 Louvain, Belgium
关键词
analog-digital conversion; Sigma-Delta modulation; switched-capacitor circuits; low voltage; low power; operational amplifiers;
D O I
10.1109/JSSC.2004.835825
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single-loop third-order switched-capacitor E-A modulator in 90-nm standard digital CMOS technology is presented. The design is intended to minimize the power consumption in a low-voltage environment. A load-compensated OTA with rail-to-rail output swing and gain enhancement is chosen in this design, which provides higher power efficiency than the two-stage OTA. To lower the power consumption further, class-AB operation is also adapted in the OTA design. Due to the relatively low threshold voltage of the advanced technology, no clock boot-strapping circuits are needed to drive the switches and the power consumption of the digital circuits is reduced. All the capacitors are implemented using multilayer metal-wall structure, which can provide high-density capacitance. The modulator achieves 88-dB dynamic range in 20-kHz signal bandwidth with an oversampling ratio of 100. The power consumption is 140 muW under 1-V supply voltage and the chip core size is 0.18 mm(2).
引用
收藏
页码:1809 / 1818
页数:10
相关论文
共 15 条
[1]   Capacity limits and matching properties of integrated capacitors [J].
Aparicio, R ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :384-393
[2]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[3]   SWITCHED-OPAMP - AN APPROACH TO REALIZE FULL CMOS SWITCHED-CAPACITOR CIRCUITS AT VERY-LOW POWER-SUPPLY VOLTAGES [J].
CROLS, J ;
STEYAERT, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) :936-942
[4]   Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping [J].
Dessouky, M ;
Kaiser, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :349-355
[5]  
HAIGH DG, 1983, P IEEE INT S CIRC SY, P586
[6]   A 1-V 10-MHz clock-rate 13-bit CMOS ΔΣ modulator using unity-gain-reset opamps [J].
Keskin, M ;
Moon, UK ;
Temes, GC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) :817-824
[7]  
Laker K. R, 1994, DESIGN ANALOG INTEGR
[8]   Optimal parameters for ΔΣ modulator topologies [J].
Marques, A ;
Peluso, V ;
Steyaert, MS ;
Sansen, WM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (09) :1232-1241
[9]  
Norsworthy S., 1996, DELTA SIGMA DATA CON
[10]   A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range [J].
Peluso, V ;
Vancorenland, P ;
Marques, AM ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1887-1897