共 29 条
[1]
[Anonymous], P ESSDERC
[2]
MOSFET scalability limits and "new frontier" devices
[J].
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2002,
:2-5
[3]
Gate length scaling and threshold voltage control of double-gate MOSFETs.
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:719-722
[4]
Choi YK, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P259, DOI 10.1109/IEDM.2002.1175827
[6]
CULLITY NJB, 2001, ELEMENTS XRAY DIFFRA
[8]
FUYUKI T, 1992, IEICE T ELECTRON, VE75C, P1013
[9]
Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors
[J].
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2000,
:174-175
[10]
HA D, 2003, P INT C SOL STAT DEV, P782