Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility

被引:73
作者
Kim, YD [1 ]
Kim, JU [1 ]
Lim, SK [1 ]
Jun, HB [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Ind Engn, Taejon 305701, South Korea
关键词
production control; scheduling; simulation;
D O I
10.1109/66.661295
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper focuses on lot release control and scheduling problems in a semiconductor wafer fab producing multiple products that have different due dates and different process flows, For lot release control, it is necessary to determine the type of a wafer lot and the time to release wafers into the wafer fab, while it is necessary to determine sequences of processing waiting lots in front of workstations for lot scheduling. New dispatching rules are developed for lot release control and scheduling considering special features of the wafer fabrication process. Simulation experiments are carried out to test the dispatching rules, Results show that lot release control and lot scheduling at photolithography workstations are more important than scheduling at other workstations, Also, it is shown that new dispatching rules work better in terms of tardiness of orders than existing rules such as the EDD (earliest due date) rule and other well-known dispatching rules for multimachine scheduling.
引用
收藏
页码:155 / 164
页数:10
相关论文
共 18 条
[1]  
Blackstone Jr J. H., 1982, INT J PROD RES, V25, P1143
[2]  
Deb R. K., 1973, Advances in Applied Probability, V5, P340, DOI 10.2307/1426040
[3]   PLANNING AND SCHEDULING IN JAPANESE SEMICONDUCTOR MANUFACTURING [J].
DUENYAS, I ;
FOWLER, JW ;
SCHRUBEN, LW .
JOURNAL OF MANUFACTURING SYSTEMS, 1994, 13 (05) :323-332
[4]   CLOSED-LOOP JOB RELEASE CONTROL FOR VLSI CIRCUIT MANUFACTURING [J].
GLASSEY, CR ;
RESENDE, MGC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (01) :36-46
[5]   A SCHEDULING RULE FOR JOB RELEASE IN SEMICONDUCTOR FABRICATION [J].
GLASSEY, CR ;
RESENDE, MGC .
OPERATIONS RESEARCH LETTERS, 1988, 7 (05) :213-217
[6]   CONTROL OF BATCH PROCESSING SYSTEMS IN SEMICONDUCTOR WAFER FABRICATION FACILITIES [J].
GURNANI, H ;
ANUPINDI, R ;
AKELLA, R .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (04) :319-328
[7]   THE FUTURE OF AUTOMATION FOR HIGH-VOLUME WAFER FABRICATION AND ASIC MANUFACTURING [J].
HUGHES, RA ;
SHOTT, JD .
PROCEEDINGS OF THE IEEE, 1986, 74 (12) :1775-1793
[8]   PRACTICAL ISSUES IN SCHEDULING AND DISPATCHING IN SEMICONDUCTOR WAFER FABRICATION [J].
JOHRI, PK .
JOURNAL OF MANUFACTURING SYSTEMS, 1993, 12 (06) :474-485
[9]   DISTRIBUTED SCHEDULING BASED ON DUE DATES AND BUFFER PRIORITIES [J].
LU, SH ;
KUMAR, PR .
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1991, 36 (12) :1406-1416
[10]  
Montgomery D. C., 1991, DESIGN ANAL EXPT