Design of Delay-Locked Loop for Wide Frequency Locking Range

被引：0

作者：

Chen, Hsun-Hsiang ^{[1
]}

Wong, Zih-Hsiang ^{[1
]}

Chen, Shen-Li ^{[2
]}

机构：

[1] Natl Changhua Univ Educ, Dept Elect Engn, 2 Shi Da Rd, Changhua 500, Taiwan

[2] Natl United Univ, Dept Elect Engn, Changhua 500, Taiwan

来源：

2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2013年

关键词：

DLL; FVC;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz similar to 151 MHz to 54 MHz similar to 250 MHz, and the power dissipation increases from 2.47 mW similar to 3.33 mW to 6.7 mW similar to 14 mW.

引用

页码：302 / 305

页数：4

共 50 条

[31] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
ESTES, LE
ONEILL, EL
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567
[32] A semidigital dual delay-locked loop
Sidiropoulos, S
Horowitz, MA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
[33] Delay-locked loop and it's applications
Lu, Ping
Zheng, Zengyu
Ren, Junyan
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2005, 25 (01): : 81 - 88
[34] REDUCED COMPLEXITY DELAY-LOCKED LOOP
WILDE, A
ELECTRONICS LETTERS, 1995, 31 (23) : 1979 - 1980
[35] All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM
Jung, Dong-Hoon
An, Young-Jae
Ryu, Kyungho
Park, Jung-Hyun
Jung, Seong-Ook
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (11) : 1023 - 1027
[36] A 0.1-1.5-GHz Wide Harmonic-Locking-Free Delay-Locked Loop Using an Exponential DAC
Park, Suneui
Kim, Juyeop
Hwang, Chanwoong
Park, Hangi
Yoo, Seyeon
Seong, Taeho
Choi, Jaehyouk
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2019, 29 (08) : 548 - 550
[37] A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology
Chung, Ching-Che
Chang, Chia-Lin
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 66 - 69
[38] A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 μm CMOS
Lu, Chung-Ting
Hsieh, Hsieh-Hung
Lu, Liang-Hung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (10) : 662 - 664
[39] A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA
Chen Zhujia
Yang Haigang
Liu Fei
Wang Yu
JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
[40] A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA
陈柱佳
杨海钢
刘飞
王瑜
半导体学报, 2011, 32 (10) : 139 - 146

← 1 2 3 4 5 →