Design of Delay-Locked Loop for Wide Frequency Locking Range

被引：0

作者：

Chen, Hsun-Hsiang ^{[1
]}

Wong, Zih-Hsiang ^{[1
]}

Chen, Shen-Li ^{[2
]}

机构：

[1] Natl Changhua Univ Educ, Dept Elect Engn, 2 Shi Da Rd, Changhua 500, Taiwan

[2] Natl United Univ, Dept Elect Engn, Changhua 500, Taiwan

来源：

2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2013年

关键词：

DLL; FVC;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz similar to 151 MHz to 54 MHz similar to 250 MHz, and the power dissipation increases from 2.47 mW similar to 3.33 mW to 6.7 mW similar to 14 mW.

引用

页码：302 / 305

页数：4

共 50 条

[21] The Generalized Delay-Locked Loop
Wilde A.
Wireless Personal Communications, 1998, 8 (2) : 113 - 130
[22] A fast-lock wide-range delay-locked loop using frequency-range selector for multiphase clock generator
Cheng, Kuo-Hsing
Lo, Yu-Lung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 561 - 565
[23] A mixed-mode delay-locked loop for wide-range operation and multiphase outputs
Cheng, KH
Lo, YL
Yu, WF
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 196 - 199
[24] A wide-range multiphase delay-locked loop using mixed-mode VCDLs
Yang, RJ
Liu, SI
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (06) : 1248 - 1252
[25] Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop
Kim, Sangseob
Hyoung, Chang-Hee
Park, Kyoung-Hwan
ELECTRONICS LETTERS, 2015, 51 (02) : 136 - 137
[26] A mixed-structure Delay Locked-Loop with wide range and fast locking
Jo, Youngkwon
Shim, Yong
Kim, Soohwan
Kim, Suki
Cho, Kwanjun
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1937 - 1940
[27] A Fast-Locking Wide-Range All-Digital Delay-Locked loop with a Starting SAR-Bit Prediction Mechanism
Yao, Chia-Yu
Ho, Yung-Hsiang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[28] A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation
Cheng, KH
Lo, YL
Yu, WF
Hung, SY
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 90 - 93
[29] A Fast-Locking Wide-Range All-Digital Delay-Locked loop with a Starting SAR-Bit Prediction Mechanism
Yao, Chia-Yu
Ho, Yung-Hsiang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[30] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
Chuang, Chi-Nan
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854

← 1 2 3 4 5 →