Design of Delay-Locked Loop for Wide Frequency Locking Range

被引：0

作者：

Chen, Hsun-Hsiang ^{[1
]}

Wong, Zih-Hsiang ^{[1
]}

Chen, Shen-Li ^{[2
]}

机构：

[1] Natl Changhua Univ Educ, Dept Elect Engn, 2 Shi Da Rd, Changhua 500, Taiwan

[2] Natl United Univ, Dept Elect Engn, Changhua 500, Taiwan

来源：

2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2013年

关键词：

DLL; FVC;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz similar to 151 MHz to 54 MHz similar to 250 MHz, and the power dissipation increases from 2.47 mW similar to 3.33 mW to 6.7 mW similar to 14 mW.

引用

页码：302 / 305

页数：4

共 50 条

[1] Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics
Wang, Yuan
Liu, Yuequan
Jiang, Mengyin
Jia, Song
Zhang, Xing
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1 - 4
[2] A novel false lock detection technique for a wide frequency range delay-locked loop
Aibara, Y
Imaizumi, E
Takagishi, H
Matsuura, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390
[3] A wide operating frequency range delay-locked loop using a recursive D/A converter
Lim, Byong-Chan
Jo, In-Joon
Park, Dong-Soo
Hong, Kuk-Tae
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 456 - +
[4] A CMOS delay-locked loop based frequency multiplier for wide-range operation
Weng, Ro-Min
Su, Tung-Hui
Liu, Chuan-Yu
Kuo, Yue-Fang
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
[5] A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
Hwang, CS
Chen, P
Tsao, HW
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 785 - 788
[6] A wide frequency range delay-locked loop using multi-phase frequency detection technique
Lee, KY
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (09) : 1900 - 1902
[7] A wide tuning range, fractional multiplying delay-locked loop topology for frequency hopping applications
Tajalli, A
Torkzadeh, P
Atarodi, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 203 - 214
[8] A Wide Tuning Range, Fractional Multiplying Delay-Locked Loop Topology for Frequency Hopping Applications
Armin Tajalli
Pooya Torkzadeh
Mojtaba Atarodi
Analog Integrated Circuits and Signal Processing, 2006, 46 : 203 - 214
[9] A 250MHz-2GHz wide range delay-locked loop
Kim, BG
Kim, LS
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 139 - 142
[10] Fast locking delay-locked loop using initial delay measurement
Kim, T
Wang, SH
Kim, B
ELECTRONICS LETTERS, 2002, 38 (17) : 950 - 951

← 1 2 3 4 5 →