A 26.5 GHz silicon MOSFET 2:1 dynamic frequency divider

被引:23
作者
Wetzel, M [1 ]
Shi, LT
Jenkins, KA
de la Houssaye, PR
Taur, Y
Asbeck, PM
Lagnado, I
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] IBM Res Corp, Yorktown Heights, NY 10598 USA
[3] Space & Naval Warfare Syst Ctr, San Diego, CA 92152 USA
关键词
CMOS digital integrated circuits; frequency divider; high-speed integrated circuits;
D O I
10.1109/75.877232
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz, The design is based on n-channel MOSFET's with an effective gate length of 0.1 mum.
引用
收藏
页码:421 / 423
页数:3
相关论文
共 9 条
[1]  
[Anonymous], 2000, DIGEST TECHNICAL PAP
[2]   LOW-POWER 1/2 FREQUENCY-DIVIDERS USING 0.1-MU-M CMOS CIRCUITS BUILT WITH ULTRATHIN SIMOX SUBSTRATES [J].
FUJISHIMA, M ;
ASADA, K ;
OMURA, Y ;
IZUMI, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :510-512
[3]   A NOVEL HIGH-SPEED LATCHING OPERATION FLIP-FLOP (HLO-FF) CIRCUIT AND ITS APPLICATION TO A 19-GB/S DECISION CIRCUIT USING A 0.2-MU-M GAAS-MESFET [J].
MURATA, K ;
OTSUJI, T ;
SANO, E ;
OHHATA, M ;
TOGASHI, M ;
SUZUKI, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (10) :1101-1108
[4]   74GHz dynamic frequency divider using InAlAs/InGaAs/InP HEMTs [J].
Murata, K ;
Yamane, Y .
ELECTRONICS LETTERS, 1999, 35 (23) :2024-2025
[5]   80GHz 4:1 frequency divider IC using non-self-aligned InP/InGaAs heterostructure bipolar transistors [J].
Nakajima, H ;
Sano, E ;
Ida, M ;
Yamahata, S .
ELECTRONICS LETTERS, 2000, 36 (01) :34-35
[6]  
RAZAVI B, 1994, IEEE INT SOL STAT CI, P176
[7]  
Tang B., 1999, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 21st Annual. Technical Digest 1999 (Cat. No.99CH36369), P193, DOI 10.1109/GAAS.1999.803756
[8]  
WASHIO K, 2000, ISSCC, P210
[9]  
WURZER M, 2000, IEEE INT SOLID STATE, P206