Generation of High-Resolution 12-Sided Voltage Space Vector Structure Using Low-Voltage Stacked and Cascaded Basic Inverter Cells

被引:20
作者
Yadav, Apurv Kumar [1 ]
Boby, Mathews [1 ]
Pramanick, Sumit Kumar [2 ]
Gopakumar, K. [1 ]
Umanand, Loganathan [1 ]
Franquelo, Leopoldo G. [3 ,4 ]
机构
[1] Indian Inst Sci, CEDT, Dept Elect Syst Engn, Bangalore 560012, Karnataka, India
[2] Univ Houston, Dept Elect & Comp Engn, Houston, TX 77004 USA
[3] Univ Seville, Elect Engn Dept, Seville 41004, Spain
[4] Harbin Inst Technol, Harbin 150001, Heilongjiang, Peoples R China
关键词
Cascaded H-bridge (CHB); dodecagonal space vector structure (DVSVS); induction motor drive (IMD); multilevel converter; stacked inverter; INDUCTION-MOTOR DRIVE; FULL SPEED RANGE; MULTILEVEL CONVERTERS; HARMONIC ELIMINATION; INDUSTRIAL APPLICATIONS; SUPPRESSION SCHEME; FLYING CAPACITOR; DESIGN; FILTER;
D O I
10.1109/TPEL.2017.2764541
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes generation of a 15-level (14 concentric) dodecagonal voltage space vector structure (DVSVS) for a star connected induction motor drive. The proposed multilevel DVSVS is obtained by cascading two inverters, namely a primary and secondary inverter. The primary inverter is a five-level (5L) structure formed by stacking two three-level flying capacitors with individual reduced dc sources and the secondary inverter is also a 5L structure formed by cascading two capacitor-fed cascaded H-bridges (CHB). The active power is supplied by the primary inverter, while the secondary inverter acts as switched capacitor harmonics filter, and capacitors in the secondary inverter are balanced naturally irrespective of load power factor for entire modulation index. The high-voltage dc supply fed primary inverter is operated in quasi-square wave mode, while the high frequency switching is applied to low voltage CHBs, thus, reducing the overall switching loss. The proposed scheme gives the advantages of both DVSVS and multilevel structure, thus, making it one of the solutions for battery or stacked dc-fed applications. The paper also presents the experimental results as well as comparison study with the existing topologies to support the advantages of proposed scheme.
引用
收藏
页码:7349 / 7358
页数:10
相关论文
共 22 条
[1]   Medium-Voltage Multilevel Converters-State of the Art, Challenges, and Requirements in Industrial Applications [J].
Abu-Rub, Haitham ;
Holtz, Joachim ;
Rodriguez, Jose ;
Ge Baoming .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2581-2596
[2]   A Universal Selective Harmonic Elimination Method for High-Power Inverters [J].
Ahmadi, Damoun ;
Zou, Ke ;
Li, Cong ;
Huang, Yi ;
Wang, Jin .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (10) :2743-2752
[3]   Classification, Terminology, and Application of the Modular Multilevel Cascade Converter (MMCC) [J].
Akagi, Hirofumi .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (11) :3119-3130
[4]   Active neutral-point-clamped multilevel converters [J].
Barbosa, P ;
Steimer, P ;
Steinke, J ;
Meysenc, L ;
Winkelnkemper, M ;
Celanovic, N .
2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, :2296-2301
[5]   Fifth- and Seventh-Order Harmonic Elimination With Multilevel Dodecagonal Voltage Space Vector Structure for IM Drive Using a Single DC Source for the Full Speed Range [J].
Boby, Mathews ;
Pramanick, Sumit ;
Kaarthik, R. Sudharshan ;
Rahul, Arun S. ;
Gopakumar, K. ;
Umanand, Loganathan .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (01) :60-68
[6]   A complete solution to the harmonic elimination problem [J].
Chiasson, JN ;
Tolbert, LM ;
McKenzie, KJ ;
Du, Z .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (02) :491-499
[7]   Passive LC Filter Design Considerations for Motor Applications [J].
Dzhankhotov, Valentin ;
Pyrhonen, Juha .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (10) :4253-4259
[8]  
Gateau G, 2001, IEEE POWER ELECTRON, P1583, DOI 10.1109/PESC.2001.954345
[9]   SPLIT-PHASE INDUCTION-MOTOR OPERATION FROM PWM VOLTAGE-SOURCE INVERTER [J].
GOPAKUMAR, K ;
RANGANATHAN, VT ;
BHAT, SR .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1993, 29 (05) :927-932
[10]   Timing Calculations for a General N-Level Dodecagonal Space Vector Structure Using Only Reference Phase Voltages [J].
Kaarthik, R. Sudharshan ;
Gopakumar, K. ;
Cecati, Carlo ;
Nagy, Istvan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (03) :1395-1403