A Bipolar >40-V Driver in 45-nm SOI CMOS Technology

被引：0
|
作者：
Ismail, Yousr [1 ]
Kim, Chang-Jin CJ [1 ]
Yang, Chih-Kong Ken [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA 90095 USA
来源：
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a high-voltage driver in nanometer-scale, low-voltage SOI CMOS technology well beyond the voltage limits of standard devices. The drive level is near the voltage-tolerance limit of the body insulator. A novel, bidirectional, switched-capacitor output stage that combines both voltage-conversion and pulse-drive is introduced. The two-level driver is implemented in 45-nm SOI CMOS technology and uses only process-compliant devices. It achieves a maximum output drive of 44 V and occupies an area of 600 mu m x 350 mu m. The output drive resistance depends on the pumping frequency and is equal to 36 K Omega at a current consumption of 28 mA drawn from a 1.5-V supply.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Q-Band Spatially Combined Power Amplifier Arrays in 45-nm CMOS SOI
    Hanafi, Bassel
    Guerbuez, Ozan
    Dabag, Hayg
    Buckwalter, James F.
    Rebeiz, Gabriel
    Asbeck, Peter
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (06) : 1937 - 1950
  • [22] 20-30 GHz Mixer-First Receiver in 45-nm SOI CMOS
    Wilson, Charley, III
    Floyd, Brian
    2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 344 - 347
  • [23] Gate-Induced-Drain-Leakage Current in 45-nm CMOS Technology
    Yuan, Xiaobin
    Park, Jae-Eun
    Wang, Jing
    Zhao, Enhai
    Ahlgren, David C.
    Hook, Terence
    Yuan, Jun
    Chan, Victor W. C.
    Shang, Hulling
    Liang, Chu-Hsin
    Lindsay, Richard
    Park, Sungjoon
    Choo, Hyotae
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) : 501 - 508
  • [24] Design of 1x16 Optical Phased Array in 45-nm SOI CMOS
    Kim, Youngin
    Wang, Hua
    SILICON PHOTONICS XIX, 2024, 12891
  • [25] RF Performance and TID Hardness Tradeoffs in Annular 45-nm RF SOI CMOS Devices
    Ringel, Brett L.
    Teng, Jeffrey W.
    Nergui, Delgermaa
    Brumbach, Zachary R.
    Hosseinzadeh, Mozhgan
    Li, Kan
    Zhang, En Xia
    Fleetwood, Daniel M.
    Cressler, John D.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2025, 72 (02) : 154 - 163
  • [26] A High Voltage Tolerant Supply Clamp for ESD Protection in a 45-nm SOI Technology
    Huang, Shudong
    Rosenbaum, Elyse
    Parthasarathy, Srivatsan
    Zhou, Yuanzhong
    Hajjar, Jean-Jacques
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [27] 45-nm gate length CMOS technology and beyond using steep halo
    Wakabayashi, H
    Ueki, M
    Narihiro, M
    Fukai, T
    Ikezawa, N
    Matsuda, T
    Yoshida, K
    Takeuchi, K
    Ochiai, Y
    Mogami, T
    Kunio, T
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 49 - 52
  • [28] A Passive I/Q Millimeter-Wave Mixer and Switch in 45-nm CMOS SOI
    Parlak, Mehmet
    Buckwalter, James F.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (03) : 1131 - 1139
  • [29] Q-Band and W-Band Power Amplifiers in 45-nm CMOS SOI
    Kim, Joohwa
    Dabag, Hayg
    Asbeck, Peter
    Buckwalter, James F.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (06) : 1870 - 1877
  • [30] A High Voltage Tolerant Supply Clamp for ESD Protection in a 45-nm SOI Technology
    Huang, Shudong
    Parthasarathy, Srivatsan
    Zhou, Yuanzhong
    Hajjar, Jean-Jacques
    Rosenbaum, Elyse
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
12345