Comparison of nanoscale metal-oxide-semiconductor field effect transistors

被引：0
作者：
Li, YM [1 ]
Lee, JW [1 ]
Chou, HM [1 ]
机构：
[1] Natl Nano Device Lab, Dept Computat Nanoelect, Hsinchu, Taiwan
来源：
SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004 | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, electrical characteristics of nanoscale single-, double-, and all-around-gate silicon-0n-insulator (SOI) devices are computational investigated by using a quantum mechanical simulation. Considering several important properties, such as on/off current ratio, drain induced channel barrier height lowering, threshold voltage roll off, and subthreshold swing, geometry aspect ratio is systematically calculated and characterized among structures. To obtain good operation characteristics, the ratio of channel length and silicon film thickness should be optimized with respect to device structures.
引用
收藏
页码：307 / 310
页数：4
相关论文
共 14 条
  • [1] Quantum corrections in the simulation of decanano MOSFETs
    Asenov, A
    Brown, AR
    Watling, JR
    [J]. SOLID-STATE ELECTRONICS, 2003, 47 (07) : 1141 - 1145
  • [2] Asenov A., 2002, J COMPUT ELECTRON, V1, P503
  • [3] Huang X., 1999, IEDM Tech. Dig, P67, DOI DOI 10.1109/IEDM.1999.823848
  • [4] High performance double-gate device technology challenges and opportunities
    Ieong, M
    Wong, HSP
    Nowak, E
    Kedzierski, J
    Jones, EC
    [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 492 - 495
  • [5] A practical implementation of parallel dynamic load balancing for adaptive computing in VLSI device simulation
    Li, Y
    Sze, SM
    Chao, TS
    [J]. ENGINEERING WITH COMPUTERS, 2002, 18 (02) : 124 - 137
  • [6] Li YM, 2003, 2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, P36
  • [7] Numerical simulation of quantum effects in high-k gate dielectric MOS structures using quantum mechanical models
    Li, YM
    Lee, JW
    Tang, TW
    Chao, TS
    Lei, TF
    Sze, SM
    [J]. COMPUTER PHYSICS COMMUNICATIONS, 2002, 147 (1-2) : 214 - 217
  • [8] Modeling of 10-nm-scale ballistic MOSFET's
    Naveh, Y
    Likharev, KK
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (05) : 242 - 244
  • [9] Ogawa M, 2002, SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, P261, DOI 10.1109/SISPAD.2002.1034568
  • [10] A numerical study of ballistic transport in a nanoscale MOSFET
    Rhew, JH
    Ren, ZB
    Lundstrom, MS
    [J]. SOLID-STATE ELECTRONICS, 2002, 46 (11) : 1899 - 1906
12