Sigma-delta ADC based adaptive readout ASIC for digital audio sensor

被引:3
作者
Zou, Lei [1 ]
Rocca, Gino [1 ]
De Blasi, Marco [1 ]
Grassi, Marco [2 ]
Malcovati, Piero [2 ]
Baschirotto, Andrea [3 ]
机构
[1] EPCOS AG TDK Grp Co, Copenhagen Design Ctr, Copenhagen, Denmark
[2] Univ Pavia, Pavia, Italy
[3] Univ Milano Bicocca, Dept Phys, Milan, Italy
关键词
Audio sensor; Adaptive; AGC; PGA; Sigma-delta; MICROPHONE; MODULATOR; CMOS;
D O I
10.1007/s10470-017-1002-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Digital audio sensors have been used in microphone- embedded portable electronics. This paper shows a mixed-signal adaptive readout ASIC for digital audio sensor, which includes a programmable-gain-amplifier, a switched-capacitor sigma-delta modulator, digital signal processing, and power management circuits. The digital part comprises a digital low-pass filter, a digital-gaincompensation and a digital automatic-gain-controller. The clear advantage of this system is to obtain high signal-tonoise ratio (SNR) and wide input range simultaneously. In addition, both a normal operation mode and a sleep mode are realized to address a flexible current budget. The ASIC is fabricated in a 0.18-um CMOS process. Experimental results show the expected adaptive readout function over the input range from 94 to 136 dB SPL. In the normal mode, a system SNR of 68 dB (A-weighted) at 1 kHz 94 dB SPL input is achieved under 600 uA. Further, an impressive acoustic overload point (AOP) of 136 dB SPL is guaranteed. In the standby condition, the sleep mode with current less than 20 uA is obtained, so that the battery life can be extended. Compared to other existing solutions, this adaptive readout ASIC shows the best combination of achievable SNR, AOP and current budget for digital audio sensors.
引用
收藏
页码:383 / 392
页数:10
相关论文
共 50 条
  • [41] 一种低电压的Sigma-Delta ADC新结构
    刘爱荣
    杨华中
    固体电子学研究与进展, 2009, 29 (03) : 407 - 411
  • [42] Sigma-delta ADC中数字滤波器设计
    王珩
    陈勇
    世界科技研究与发展, 2007, (01) : 44 - 47
  • [43] 电表计量芯片中sigma-delta ADC的系统级分析
    王龙生
    谢亮
    金湘亮
    太赫兹科学与电子信息学报, 2014, 12 (06) : 917 - 921
  • [44] A Single-Step Subranging Relaxation Oscillator-Based Open-Loop Sigma-Delta ADC
    Vasishta, Sudhanva
    Raghunandan, K. R.
    Dodabalapur, Ananth
    Viswanathan, T. R.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (03) : 993 - 1005
  • [45] A new sigma-delta modulator architecture for testing using digital stimulus
    Ong, CK
    Cheng, KT
    Wang, LC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) : 206 - 213
  • [46] A Continuous-Time Sigma-Delta ADC with Tunable Pass-Band for Multi-Standard Applications
    Barangi, Mahmood
    Beirami, Ahmad
    Nejati, Hamid
    Ali, Warsame H.
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 633 - 636
  • [47] Analysis and Design of 2nd Order Sigma-Delta Modulator for Audio Applications
    Raj, R. Ganesh
    Karmakar, A.
    Bose, S. C.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 828 - 832
  • [48] A Continuous-Time Low-Pass Sigma-Delta ADC Chip Design for LTE Communication Application and Bio-signal Acquisitions
    Lai, Wen-Cheng
    Huang, Jhin-Fang
    Chen, Wei-Chih
    Kao, Fan-Tsai
    2014 7TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP 2014), 2014, : 1079 - 1084
  • [49] 一种12bit连续时间Sigma-Delta ADC设计
    王继辉
    仪表技术与传感器, 2010, (06) : 77 - 80
  • [50] A self-calibration scheme for extended frequency-band-decomposition sigma-delta ADC
    Philippe Benabes
    Ali Beydoun
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 269 - 280