Analysis on Capacitor Mismatch and Parasitic Capacitors Effect of Improved Segmented-Capacitor Array in SAR ADC

被引:7
作者
Lei, Sun [1 ]
Dai Qinyuan [1 ]
Qiao Gaoshuai [1 ]
Lee Chuangchuan [2 ]
机构
[1] Shanghai Jiao Tong Univ, Thin Film & Micro Fabricat Technol, Minist Educ, Natl Key Lab Nano Micro Fabricat Technol, Shanghai 200030, Peoples R China
[2] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai 200030, Peoples R China
来源
2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS | 2009年
关键词
Successive Approximation Register (SAR) ADC; System-on-chip(SOC); Charge Redistribution; Capacitor Segmentation;
D O I
10.1109/IITA.2009.193
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an analysis on capacitor mismatch and parasitic capacitors effect of the improved segmented-capacitor array to alleviate the limitation of mismatching performance and avoid a non-binary-weighted coupling capacitor. Both the matching of binary-weighted capacitor network and parasitic capacitors on both sides of the coupling capacitor have great influence on the resolution of ADC system. The relationship among the mismatching of binary-weighted-capacitor network and the parasitic capacitors and the attainable resolution of ADC is analyzed by giving precise theoretical demonstration. Therefore, a theoretical basis is provided for designers to choose process, layout, circuit structure, and capacitor size in their design of SAR ADC.
引用
收藏
页码:280 / +
页数:3
相关论文
共 6 条
[1]  
Culurciello E, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P301
[2]  
Lin ZJ, 2005, 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, P979
[3]  
MCCEARY JL, 1975, IEEE J SOLID-ST CIRC, V10, P60
[4]   An ultralow-energy ADC for smart dust [J].
Scott, MD ;
Boser, BE ;
Pister, KSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1123-1129
[5]  
SUN T, 2007, MICROELECTRONICS, V37, P527
[6]  
Zhou W.T., 2007, Microelectronics, V37, P200