Efficient Parallel GCD Algorithms for Multicore Shared Memory Architectures

被引:0
作者
Pathirana, Gihan Tharaka [1 ]
Sotheeswaran, Sittampalam [1 ]
Ratnarajah, Nagulan [2 ]
机构
[1] Eastern Univ, Fac Sci, Dept Math, Chenkaladi, Sri Lanka
[2] Univ Jaffna, Fac Appl Sci, Dept Phys Sci, Vavuniya Campus, Jaffna, Sri Lanka
来源
2020 20TH INTERNATIONAL CONFERENCE ON ADVANCES IN ICT FOR EMERGING REGIONS (ICTER-2020) | 2020年
关键词
GCD; parallel algorithm; Shared Memory; Multicore; OpenMP;
D O I
10.1109/icter51097.2020.9325430
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The greatest common divisor (GCD) is used for numerous applications in number theory, modular arithmetic, encryption algorithms such as RSA, random number generation, and solving linear Diophantine equations. High-performance algorithms, which are efficiently and accurately find the GCD of two integers and n (>2) integers, are needed in the modern world for many applications in science and engineering. Parallel hardware and parallel programming solve such emerging challenges that are not possible in a serial world. Modern desktop and laptop computers are equipped with multicore processors with shared memory architecture. In this paper, we develop novel efficient parallel.. integers GCD algorithms for multicore shared memory architecture. The brute force, divide-and-conquer, linear recursive and finding minimum first techniques are adopted in our novel algorithms to reduce the size and the complexity of the n integers GCD problem. Various working models of OpenMP, such as the thread-centric, loop-centric and task-centric models are utilized, which promised a more natural way of exploiting and expressing regular and irregular algorithms. A comprehensive performance analysis applies to prove the efficiency of the proposed algorithms.
引用
收藏
页码:272 / 273
页数:2
相关论文
共 50 条
  • [41] Parallel binary reflected Gray code sequence generation on multicore architectures
    Ali, Md. Mohsin
    Rumi, Mst. Shakila Khan
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2014, 29 (05) : 513 - 520
  • [42] Integrating Streaming Computations for Efficient Execution on Novel Multicore Architectures
    Knezovic, Josip
    Kovac, Mario
    Mlinaric, Hrvoje
    AUTOMATIKA, 2010, 51 (04) : 387 - 396
  • [43] Comparative parallel execution of SWAT hydrological model on multicore and grid architectures
    Rodila, Denisa
    Bacu, Victor
    Gorgan, Dorian
    INTERNATIONAL JOURNAL OF WEB AND GRID SERVICES, 2012, 8 (03) : 304 - 320
  • [44] Analyzing Memory Access Intensity in Parallel Programs on Multicore
    Liu, Lixia
    Li, Zhiyuan
    Sameh, Ahmed H.
    ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 359 - 367
  • [45] Power Consumption of Parallel Programming Interfaces in Multicore Architectures: A Case Study
    Garcia, Adriano Marques
    Schepke, Claudio
    Girardi, Alessandro Goncalves
    da Silva, Sherlon Almeida
    2018 SYMPOSIUM ON HIGH PERFORMANCE COMPUTING SYSTEMS (WSCAD 2018), 2018, : 77 - 83
  • [46] Efficient weighted multiselection in parallel architectures
    Shen, H
    FIFTH INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2002, : 2 - 8
  • [47] An Efficient Resource Shared RISC-V Multicore Architecture
    Islam, Md Ashraful
    Kise, Kenji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (09) : 1506 - 1515
  • [48] Shared Memory Tile-Based vs Hybrid Memory GOP-Based Parallel Algorithms for HEVC Encoder
    Migallon, Hector
    Lopez-Granado, Otoniel
    Galiano, Vicente
    Pinol, Pablo
    Malumbres, Manuel P.
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2016, 2016, 10048 : 521 - 528
  • [49] Parallel simulation of Brownian dynamics on shared memory systems with OpenMP and Unified Parallel C
    Carlos Teijeiro
    Godehard Sutmann
    Guillermo L. Taboada
    Juan Touriño
    The Journal of Supercomputing, 2013, 65 : 1050 - 1062
  • [50] Evaluation of shared DRAM for parallel processor system with shared memory
    Kurino, H
    Hirano, K
    Ono, T
    Koyanagi, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2655 - 2660