Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation

被引：3

作者：

Doi, Yasumi ^{[1
]}

Kajihara, Seiji ^{[1
]}

Wen, Xiaoqing ^{[1
]}

Li, Lei ^{[1
]}

Chakrabarty, Krishnendu ^{[1
]}

机构：

[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Iizuka, Fukuoka 8208502, Japan

来源：

ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2005年

关键词：

D O I：

10.1145/1120725.1120744

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a test compression method that effectively derives the capability of a run-length based encoding. The method employs two techniques: scan polarity adjustment and pinpoint test relaxation. Given a test set for a full-scan circuit, scan polarity adjustment selectively flips the values of some scan cells in test patterns. It can be realized by changing connections between two scan cells so that the inverted output of a scan cell, Q, is connected to the next scan cell. Pinpoint test relaxation flips some specified is in the test patterns to Os without any fault coverage loss. Both techniques are applied by referring to a gain-penalty table to determine scan cells or bits to be flipped. Experimental results on ISCAS' 89 benchmark circuits show that the proposed method could reduce test data volume by 36%. Switching activities, i.e. test power during scan testing, were also reduced.

引用

页码：59 / 64

页数：6

共 23 条

[1] Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
[2] Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes
Chandra, A
Chakrabarty, K
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (08) : 1076 - 1088
[3] System-on-a-chip test-data compression and decompression architectures based on Golomb codes
Chandra, A
Chakrabarty, K
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 355 - 368
[4] El-Maleh AH, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P449, DOI 10.1109/ICECS.2002.1046192
[5] Goel P., 1979, 1979 Test Conference. LSI & Boards, P189
[6] Improving compression ratio, area overhead, and test application time for System-on-a-Chip test data compression/decompression
Gonciari, PT
Al-Hashimi, BM
Nicolici, N
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 604 - 611
[7] Test set compaction algorithms for combinational circuits
Hamzaoglu, I
Patel, JH
[J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 283 - 289
[8] BUILT-IN-TEST FOR CIRCUITS WITH SCAN BASED ON RESEEDING OF MULTIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGISTERS
HELLEBRAND, S
RAJSKI, J
TARNICK, S
VENKATARAMAN, S
COURTOIS, B
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 223 - 233
[9] Hellebrand S, 2000, INT TEST CONF P, P778, DOI 10.1109/TEST.2000.894274
[10] ICHIHARA H, 2000, INT C VLSI DES JAN, P294

← 1 2 3 →