Verification of UML dynamic specifications using simulation-based timing analysis

被引:0
|
作者
Yacoub, SM [1 ]
Ibrahim, A [1 ]
Ammar, HH [1 ]
Lateef, K [1 ]
机构
[1] W Virginia Univ, Dept Comp Sci & Elect Engn, Morgantown, WV 26506 USA
关键词
timing analysis; verification and validation; the unified modeling language;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Unified Modeling Language (UML) is the result of the unification process of earlier object oriented models and notations. Independent verification and validation (IV&V) tasks, as applied to UML specifications, enable early detection of analysis and design flaws prior to implementation. In this paper, we address timing analysis of UML dynamic specifications, an important IV&V task that we perform on UML models. We discuss an approach for automatic generation of timing diagrams from the simulation logs obtained from simulating UML specifications. We present four timing analysis methods, based on: concurrency, environmental-interactions, timeouts and performance. We show results from applying the proposed timing analysis methods to the UML specifications of a cardiac pacemaker.
引用
收藏
页码:65 / 69
页数:5
相关论文
共 50 条
  • [1] Assertion-Based Dynamic Verification for Executable UML Specifications
    Sugai, Masahito
    Teruya, Akira
    Iwata, Ehchiro
    Zakaria, Nurul Azma
    Matsumoto, Noriko
    Yoshida, Norihiko
    PROCEEDINGS OF THE 8TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED COMPUTER SCIENCE (ACS'08): RECENT ADVANCES ON APPLIED COMPUTER SCIENCE, 2008, : 181 - +
  • [2] Constraint-based software specifications and verification using UML
    Fan, Chin-Feng
    Cheng, Chun-Yin
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (06) : 1914 - 1922
  • [3] Automatic Testbench Generation for Simulation-based Verification of Safety-critical Systems in UML
    Weissnegger, Ralph
    Schuss, Markus
    Kreiner, Christian
    Pistauer, Markus
    Roemer, Kay
    Steger, Christian
    PECCS: PROCEEDINGS OF THE 6TH INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS, 2016, : 70 - 75
  • [4] Simulation-Based Analysis and Experimental Verification of Chaotic Circuits
    Chen, Pao-Lung
    Lin, Ke-Xin
    NEXT WAVE IN ROBOTICS, 2011, 212 : 155 - 161
  • [5] Simulation-based analysis of UML statechart diagrams: methods and case studies
    Lian, Jiexin
    Hu, Zhaoxia
    Shatz, Sol M.
    SOFTWARE QUALITY JOURNAL, 2008, 16 (01) : 45 - 78
  • [6] Simulation-based analysis of UML statechart diagrams: methods and case studies
    Jiexin Lian
    Zhaoxia Hu
    Sol M. Shatz
    Software Quality Journal, 2008, 16 : 45 - 78
  • [7] Improving the efficiency and quality of simulation-based behavioral model verification using dynamic Bayesian criteria
    Hajjar, A
    Chen, T
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 304 - 309
  • [8] Automatic Verification of Behavior of UML Requirements Specifications using Model Checking
    Matsuura, Saeko
    Ikeda, Sae
    Yokotae, Kasumi
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT (MODELSWARD), 2020, : 158 - 166
  • [9] Simulation-Based Verification using Temporally Attributed Boolean Logic
    Panda, S. K.
    Roy, Arnab
    Chakrabarti, P. P.
    Kumar, Rajeev
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (04)
  • [10] ,towards automating simulation-based design verification using ILP
    Eder, Kerstin
    Flach, Peter
    Hsueh, Hsiou-Wen
    INDUCTIVE LOGIC PROGRAMMING, 2007, 4455 : 154 - +