Architecture Design of a Comparator for SAR ADC

被引:0
|
作者
Xiu Limei [1 ]
Li Zheying [1 ]
机构
[1] Beijing Union Univ, Inst Microelect Applicat Tech, Beijing 100101, Peoples R China
来源
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6 | 2009年
关键词
High-precision; low power dissipation; Switched Operational Amplifier; 1-V;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel high-speed and high-precision voltage comparator has been proposed. In the comparator design, the Switched Operational Amplifier technique is adopted in the pre-amplifier stage to reduce the power consumption. The proposed voltage comparator is designed for 1MHz 12-bit SAR ADC under TSMC 180nm 1P6M CMOS technology. The resolution of the voltage comparator is 0.2mV under the 1.8V power supply with the sample rate of 20MS/s.
引用
收藏
页码:3166 / 3169
页数:4
相关论文
共 50 条
  • [31] High Performance SAR ADC with Mismatch Correction Latch and Improved Comparator Clock
    廉鹏飞
    吴斌
    王晗
    蒲钇霖
    陈铖颖
    JournalofShanghaiJiaotongUniversity(Science), 2019, 24 (03) : 335 - 340
  • [32] An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count
    Lin, Ying-Zu
    Chang, Soon-Jyh
    Liu, Yen-Ting
    Liu, Chun-Cheng
    Huang, Guan-Ying
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (08) : 1829 - 1837
  • [33] Flash ADC Architecture using Multiplexers to Reduce a Preamplifier and Comparator Count
    Lee, Jong Im
    Song, Jong-In
    2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
  • [34] SAR ADC Architecture with Fully Passive Noise Shaping
    Osipov, D.
    Gusev, A.
    Shumikhin, V.
    Paul, St
    2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 219 - 222
  • [35] An Energy Efficient SAR ADC Architecture with DAC Separation
    Gusev, Aleksandr
    Osipov, Dmitry
    Paul, Steffen
    2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 118 - 121
  • [36] 8-Bit 250-MS/s ADC Based on SAR Architecture with Novel Comparator at 70 nm Technology Node
    Daulatabad, Shreeniwas
    Neema, Vaibhav
    Shah, Ambika Prasad
    Singh, Praveen
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 589 - 596
  • [37] Design and analysis of a high-speed comparator in a pipelined ADC
    Yang, Wen-Rong
    Wang, Jia-Dong
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 340 - +
  • [38] Design of low power comparator-reduced hybrid ADC
    Molaei, Hasan
    Hajsadeghi, Khosrow
    Khorami, Ata
    MICROELECTRONICS JOURNAL, 2018, 79 : 79 - 90
  • [39] A CMOS 10-bit SAR ADC with Threshold Configuring Comparator for 5 MSBs
    Lee, Sang Heon
    Gu, Kim Jong
    Hyeon, Seong Jae
    Yoon, Kwang Sub
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 255 - 256
  • [40] A 13b SAR ADC with Eye-opening VCO Based Comparator
    Yoshioka, Kentaro
    Ishikuro, Hiroki
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 411 - 414