A High Speed Low Power Pipelined SAR Analog to Digital Converter

被引:0
|
作者
Kuo, Ko-Chi [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp & Sci Engn, Kaohsiung, Taiwan
来源
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019) | 2019年
关键词
Successive Approximation Register; Analog to Digital Converter; low power; high speed; ADC;
D O I
10.1109/icicdt.2019.8790872
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
By combining the advantages of the high speed and high resolution pipelined ADC and the low power SAR ADC, the two stages pipelined SAR ADC is proposed. It mainly reduces the power hungry operation amplifier by removing the front-end sample-and-hold circuit of the capacitor array in SAR ADCs and the sampling switch. Hence, the whole circuit only requires one operational amplifier which is used in the MDAC circuit. The capacitor arrays used in the SAR ADC adopt the monotonic switching procedure to achieve a better energy efficiency and a higher operation speed. An additional comparator for the MSB of the proposed ADC is designed for the ADC using in the sample phasing. It can enhance the sampling rate and can relax the design difficulty of the operation amplifier in the MDAC. The simulated results show that the proposed pipelined SAR ADC can be operated at 80MS/s with 11.17 ENOB and is implemented in TSMC 0.18um process and 1.8V supply voltage.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] High speed CMOS digital-to-analog converter with linear interpolator
    Wang, HW
    Chan, CF
    Choy, CS
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (04) : 1137 - 1142
  • [22] A high speed analog to digital converter for ultra wide band applications
    Mohan, Anand
    Zayegh, Aladin
    Stojcevski, Alex
    EMERGING DIRECTIONS IN EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2007, 4809 : 169 - 180
  • [23] A Low-Power Variable-Resolution Asynchronous Analog-to-Digital Converter
    Zanjani, Amirhossein
    Jalali, Mohsen
    2021 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IICM 2021), 2021,
  • [24] General-Purpose High Swing Digital-to-Analog Converter for Low Power Applications
    Moland, Victor
    Wulff, Carsten
    Przyborowski, Dominik
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 104 - 109
  • [25] Design of a low-power 12-bit 1msps sar analog-to-digital converter
    Chun J.-I.
    Choi Y.-J.
    Ryu J.-Y.
    Journal of Institute of Control, Robotics and Systems, 2021, 27 (01) : 26 - 31
  • [26] Low power high-speed neuron MOS digital-to-analog converters with minimal silicon area
    Rantala, A
    Kuivalainen, P
    Åberg, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 26 (01) : 53 - 61
  • [27] High speed and low power ADC design with dynamic analog circuits
    Matsuzawa, Akira
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 218 - 221
  • [28] Design of Very Low Power Time - domain Analog - to - Digital Converter
    Choudhury, Chandrima
    Majhi, Subhankar
    Mal, Ashis Kumar
    2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [29] A Time-to-Digital Converter for Low-Power Consumption Single Slope Analog-to-Digital Converters in a High-Speed CMOS Image Sensor
    Li, Ziyi
    Gao, Zhiyuan
    MICROMACHINES, 2024, 15 (05)
  • [30] High Speed High Resolution Current Comparator and its Application to Analog to Digital Converter
    Sridhar R.
    Pandey N.
    Bhattacharyya A.
    Bhatia V.
    Journal of The Institution of Engineers (India): Series B, 2016, 97 (2) : 147 - 154