Novel 3-D Coaxial Interconnect System for Use in System-in-Package Applications

被引:9
|
作者
LaMeres, Brock J. [1 ]
McIntosh, Christopher [1 ]
Abusultan, Monther [1 ]
机构
[1] Montana State Univ, Dept Elect & Comp Engn, HSDDL, Bozeman, MT 59717 USA
来源
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2010年 / 33卷 / 01期
关键词
Integrated circuit (IC) packaging; simultaneous switching noise (SSN); system-in-package (SiP); three-dimensional (3-D) chip stacking; IMPEDANCE; DESIGN;
D O I
10.1109/TADVP.2009.2033942
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents the design and demonstration of a novel die-to-die interconnect system for deployment in system-in-package (SiP) applications with adjacent or stacked-die configurations. The interconnect system consists of miniature coaxial cables that are mounted to a standard Silicon substrate using an etched trench along the perimeter of the die. The trench serves as a self-alignment feature for both the signal and ground contacts in addition to providing mechanical strain relief for the coaxial cable. The system is designed to interface on-chip coplanar transmission lines to off-chip coaxial transmission lines to produce a fully impedance matched system. This approach promises to dramatically improve the electrical performance of high-speed, die-to-die signals by eliminating impedance discontinuities, providing a shielded signal path, and providing a low-impedance return path for the switching signal. The new interconnect system is designed to be selectively added to a standard wire bond pad configuration using an incremental etching process. This paper describes the design process for the new approach including the fabrication sequence to create the transition trenches. Finite-element analysis is performed to evaluate the electrical performance of the proposed system.
引用
收藏
页码:37 / 47
页数:11
相关论文
共 50 条
  • [1] PDN Impedance Modeling of 3D System-in-Package
    Oizono, Yoshiaki
    Nabeshima, Yoshitaka
    Okumura, Takafumi
    Sudo, Toshio
    Sakai, Atsushi
    Ikeda, Hiroaki
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [2] System level signal and power integrity analysis methodology for system-in-package applications
    Mandrekar, Rohan
    Bharath, Krishna
    Srinivasan, Krishna
    Engin, Ege
    Swaminathan, Madhavan
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1009 - +
  • [3] Eight-Port Metamaterial Loaded UWB-MIMO Antenna System for 3D System-in-Package Applications
    Shabbir, Tayyab
    Saleem, Rashid
    Al-Bawri, Samir Salem
    Shafique, Muhammad Farhan
    Islam, Mohammad Tariqul
    IEEE ACCESS, 2020, 8 : 106982 - 106992
  • [4] Broadband Low-Loss Fan-In Chip-to-Package Interconnect Enabling System-in-Package Applications Beyond 220 GHz
    Pfahler, Tim
    Breun, Sascha
    Engel, Lukas
    Geissler, Christian
    Schur, Jan
    Vossiek, Martin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (05): : 880 - 890
  • [5] Introduction of Digital System-In-Package building block for space applications
    Garcia, Hugo
    Jochem, Helene
    Venet, Norbert
    Rocci, Mirko
    Dabas, Andres Matias
    Sollecchia, Luca
    Juul, Poul
    Ankeraa, Kim
    Mayr, Monique
    Scalmati, Paolo
    Cucinella, Giovanni
    2024 IMAPS NORDIC CONFERENCE ON MICROELECTRONICS PACKAGING, NORDPAC 2024, 2024,
  • [6] Research on Deep RIE-based Through-Si-Via Micromachining for 3-D System-in-package Integration
    Miao, Min
    Jin, Yufeng
    Liao, Hongguang
    Zhao, Liwei
    Zhu, Yunhui
    Sun, Xin
    Guo, Yunxia
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 90 - 93
  • [7] Wireless dosimeter: System-on-chip versus system-in-package for biomedical and space applications
    Shamim, Atif
    Arsalan, M.
    Roy, L.
    Shams, M.
    Taff, G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (07) : 643 - 647
  • [8] Structures and materials of system-in-package: A review
    Tian W.
    Wang C.
    Zhao Z.
    Cui H.
    Recent Patents on Mechanical Engineering, 2021, 14 (01): : 28 - 41
  • [9] Signal Integrity Flow for System-in-Package and Package-on-Package Devices
    Pulici, Paolo
    Vanalli, Gian Pietro
    Dellutri, Michele A.
    Guarnaccia, Domenico
    Lo Iacono, Filippo
    Campardo, Giovanni
    Ripamonti, Giancarlo
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 84 - 95
  • [10] Duromer MID technology for system-in-package generation
    Becker, KF
    Braun, T
    Neumann, A
    Ostmann, A
    Koch, M
    Bader, V
    Aschenbrenner, R
    Reichl, H
    Jung, E
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2005, 28 (04): : 291 - 296