共 4 条
[1]
Lefferts R, 2003, ICMTS 2003: PROCEEDINGS OF THE 2003 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P59
[2]
Test structures and analysis techniques for estimation of the impact of layout on MOSFET performance and variability
[J].
ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES,
2004,
:263-266
[3]
Schaper U., 2005, ICMTS 2005. Proceedings of the 2005 International Conference on Microelectronic Test Structures (IEEE Cat. No.05CH37622), P155
[4]
SCHAPER U, 2000, P ICMTS, P148