On Model Order Reduction of Interconnect Circuit Network: A Fast and Accurate Method

被引:1
|
作者
Wang, Xinsheng [1 ]
Fan, Shimin [1 ]
Dai, Ming-Zhe [2 ]
Zhang, Chengxi [3 ]
机构
[1] Harbin Inst Technol Weihai, Weihai 264200, Peoples R China
[2] Cent South Univ, Sch Aeronaut & Astronaut, Changsha 410083, Peoples R China
[3] Harbin Inst Technol, Sch Elect & Informat Engn, Shenzhen 518055, Peoples R China
基金
中国国家自然科学基金;
关键词
model reduction; state variable analysis method; square error; LINEAR-NETWORKS; SYSTEMS;
D O I
10.3390/math9111248
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
The time cost in integrated circuit simulation is an important consideration in the design. This paper investigates the model order reduction of interconnect circuit networks to facilitate numerical analysis. A novel fast and accurate time reduced order model is proposed to simplify the interconnection network structure analysis and perform a fast simulation. The novelty of this study is the use of the power function sum to extend the approximate function to replace the original system's state function. We give several simulations to verify the effectiveness of the algorithm. The innovation of this model is due to its use of the approximate function of power series expansion to replace the state function of the original system.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] Fast and Accurate Characterization of Interconnect Capacitance Network Using Degenerated Exhaustive Direct Charge Measurements (DEDCM)
    Goto, Masaharu
    Taniguchi, Jun
    Takano, Kenichi
    2012 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2012, : 253 - 256
  • [42] An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction
    Zeng, X
    Zhou, D
    Cai, W
    MICROELECTRONIC ENGINEERING, 2002, 60 (1-2) : 3 - 15
  • [43] Accurate method for determination of interconnect cross section
    Federspiel, X
    Ney, D
    Girault, V
    2005 IEEE International Integrated Reliability Workshop, Final Report, 2005, : 133 - 134
  • [44] Fast Model Order Reduction via Nonlinear Optimization
    Zhou, Shichao
    Xu, Chao
    Loxton, Ryan
    PROCEEDINGS OF THE 35TH CHINESE CONTROL CONFERENCE 2016, 2016, : 2602 - 2607
  • [45] Fast and accurate method for small-signal FET equivalent circuit identification
    Masar, M.
    Tomaska, M.
    Klasovity, M.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 475 - +
  • [46] NESTA: A Fast and Accurate First-Order Method for Sparse Recovery
    Becker, Stephen
    Bobin, Jerome
    Candes, Emmanuel J.
    SIAM JOURNAL ON IMAGING SCIENCES, 2011, 4 (01): : 1 - 39
  • [47] Model order reduction of parameterized circuit equations based on interpolation
    Nguyen Thanh Son
    Tatjana Stykel
    Advances in Computational Mathematics, 2015, 41 : 1321 - 1342
  • [48] On Model Order Reduction and Exponential Integrator for Transient Circuit Simulation
    Wang, Cong
    Yang, Dongen
    Lyu, Jinming
    Dai, Yong
    Zhuo, Cheng
    Chen, Quan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 328 - 339
  • [49] Model order reduction of parameterized circuit equations based on interpolation
    Nguyen Thanh Son
    Stykel, Tatjana
    ADVANCES IN COMPUTATIONAL MATHEMATICS, 2015, 41 (05) : 1321 - 1342
  • [50] Parallel Model Order Reduction for Sparse Electromagnetic/Circuit Models
    De Luca, Giovanni
    Antonini, Giulio
    Benner, Peter
    APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2015, 30 (01): : 1 - 21