A wide dynamic range four-quadrant CMOS analog multiplier using active feedback

被引:0
|
作者
Huang, Zhangcai [1 ]
Inoue, Yasuaki [1 ]
Yu, Hong [1 ]
Zhang, Quan [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Product & Syst, Wakamastu Ku, 2-7 Hibikino, Kitakyushu, Fukuoka 8080135, Japan
关键词
analog multiplier; dynamic range; linearity; active feedback;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new circuit structure for a CMOS fourquadrant analog multiplier is presented. In this circuit, the active feedback technique is used to obtain high linearity and wide input dynamic range. The simulation results show that the proposed multiplier can offer 1.8V input dynamic range for a 2.5V supply voltage, which is much larger than the conventional CMOS analog multipliers.
引用
收藏
页码:708 / +
页数:2
相关论文
共 50 条
  • [1] A Highly Linear and Wide Input Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback
    Huang, Zhangcai
    Jiang, Minglu
    Inoue, Yasuaki
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 806 - 814
  • [2] WIDE DYNAMIC RANGE FOUR-QUADRANT CMOS ANALOG MULTIPLIER USING LINEARIZED TRANSCONDUCTANCE STAGES.
    Wong, S.L.
    Kalyanasundaram, N.
    Salama, C.A.T.
    1600, (SC-21):
  • [3] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
  • [4] CMOS wme-range four-quadrant analog multiplier circuit
    Prommee, P
    Somdunyakanok, M
    Poorahong, K
    Phinat, P
    Dejhan, K
    ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 197 - 200
  • [5] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier
    Mahmoud, Soliman A.
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
  • [6] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, W.
    Kuta, S.
    Jasielski, J.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
  • [7] Four-quadrant analog multiplier based on CMOS inverters
    Witold Machowski
    Stanisław Kuta
    Jacek Jasielski
    Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
  • [8] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanistaw
    Jasielski, Jacek
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
  • [9] Low Voltage Low Power Wide Range Fully Differential CMOS Four-Quadrant Analog Multiplier
    Mahmoud, Soliman A.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 130 - 133
  • [10] A 1.2 V CMOS four-quadrant analog multiplier
    Hsiao, SY
    Wu, CY
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244