共 50 条
- [11] An innovative scheduling scheme for high-speed network processors PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 93 - 96
- [12] Harnessing multicore processors for high-speed secure transfer 2007 HIGH-SPEED NETWORKS WORKSHOP, 2007, : 56 - 59
- [16] A high-speed asynchronous decompression circuit for embedded processors SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 219 - 236
- [18] COAXIAL INTERCONNECTION SYSTEM FOR HIGH-SPEED DIGITAL PROCESSORS IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (03): : 181 - 187