Classification of Wafer Maps Defect Based on Deep Learning Methods With Small Amount of Data

被引:0
作者
Maksiml, Kudrov [1 ]
Kiri, Bukharov [1 ]
Eduardl, Zakharov [1 ]
Nikital, Grishin [1 ]
Aleksandrl, Bazzaev [1 ]
Arinal, Lozhkina [1 ]
Vladislavl, Semenkin [1 ]
Daniill, Makhotkin [1 ]
Nikolayl, Krivoshein [1 ]
机构
[1] Moscow Inst Phys & Technol MIPT, Dept Aeromechan & Flight Engn, Zhukovskii, Russia
来源
2019 INTERNATIONAL CONFERENCE ON ENGINEERING AND TELECOMMUNICATION (ENT) | 2019年
关键词
convolutional neural network; deep learning; flaw detection; wafer maps; small data; pattern classification; RECOGNITION; PATTERNS; NETWORK;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper attempts to solve the problem of defect classification for the purpose of automation of the processing of flaw detection results. Article proposes an algorithm based on deep convolutional neural networks (DCNN) for recognizing patterns of defects in semiconductor wafers. In order to train the model, a composite training data set was created and applied. Its basis consists of synthetic data and an extra small amount of experimental data including about 20 examples. Verification of the work was carried out on an open data set WM-811K. The resulting classification accuracy is about 87.8%. This is a satisfactory result from a practical point of view. The developed algorithms can be used both in software systems for data analysis in the production of semiconductor wafers, as well as part of separate software modules for electronic flaw detectors.
引用
收藏
页数:5
相关论文
共 15 条
[1]   Convolutional Neural Network for Wafer Surface Defect Classification and the Detection of Unknown Defect Class [J].
Cheon, Sejune ;
Lee, Hankang ;
Kim, Chang Ouk ;
Lee, Seok Hyung .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (02) :163-170
[2]   Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing [J].
Di Palma, F ;
De Nicolao, G ;
Miraglia, G ;
Pasquinetti, E ;
Piccinini, F .
PATTERN RECOGNITION LETTERS, 2005, 26 (12) :1857-1865
[3]  
Drozda-Freeman A, 2007, ASMC PROC, P234
[4]  
Fan MY, 2016, Adv Inform Managemen, P912, DOI 10.1109/IMCEC.2016.7867343
[5]   Use of wafer maps in integrated circuit manufacturing [J].
Hansen, CK ;
Thyregod, P .
MICROELECTRONICS AND RELIABILITY, 1998, 38 (6-8) :1155-1164
[6]   Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects [J].
Hansen, MH ;
Nair, VN ;
Friedman, DJ .
TECHNOMETRICS, 1997, 39 (03) :241-253
[7]  
Ishida T, 2019, INT SYM QUAL ELECT, P291, DOI 10.1109/ISQED.2019.8697407
[8]   Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping [J].
Jeong, Young-Seon ;
Kim, Seong-Jun ;
Jeong, Myong K. .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (04) :625-637
[9]   Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network [J].
Nakazawa, Takeshi ;
Kulkarni, Deepak V. .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) :309-314
[10]  
Ng W. H., 2009, LITH AS 2009 MAR