CORDIC Algorithm for FPGA Implementation

被引：0

作者：

Lin, Sun-Ting ^{[1
]}

Wang, Tzu-Hao ^{[1
]}

Lin, Shou-Sheu ^{[2
]}

Li, Yan-Bang ^{[2
]}

机构：

[1] Natl Kaohsiung Normal Univ, Dept Elect Engn, Kaohsiung 824, Taiwan

[2] Natl Kaohsiung First Univ Sci & Technol, Dept Comp & Commun Engn, Kaohsiung, Taiwan

来源：

PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2013) | 2014年 / 293卷

关键词：

CORDIC; Flatten pipeline; Folded; FPGA;

D O I：

10.1007/978-3-319-04573-3_8

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

For traditional hyperbolic and trigonometric functions calculation algorithms, multiplier and a lookup table are needed to achieve calculation of multiple transcendental functions, which will lead to hardware circuit complexity and lower operation speed. Aim at overcoming the disadvantages of traditional algorithm, a CORDIC algorithm is proposed and implemented by FPGA program. Two types of realization circuits for CORDIC algorithm are implemented into the FPGA and their performances are compared. One is the flatten pipeline and the other is the folded one, while the first performs higher throughput and the last saves more chip area.

引用

页码：57 / 62

页数：6

共 50 条

[21] A Modified CORDIC FPGA Implementation for Wave Generation
Liu, Yidong
Fan, Lihang
Ma, Tieying
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (01) : 321 - 329
[22] Optimization and implementation of CORDIC algorithm
Liu, Xiao-Ning
Xie, Yi-Zhuang
Chen, He
Yan, Wen
Chen, Dong
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2015, 35 (11): : 1164 - 1170
[23] A Modified CORDIC FPGA Implementation for Wave Generation
Yidong Liu
Lihang Fan
Tieying Ma
Circuits, Systems, and Signal Processing, 2014, 33 : 321 - 329
[24] FPGA implementation of wave pipelining CORDIC algorithms
School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China
J Beijing Inst Technol Engl Ed, 2008, 1 (76-80):
[25] FPGA Implementation of Wave Pipelining CORDIC Algorithms
崔嵬
JournalofBeijingInstituteofTechnology, 2008, (01) : 76 - 80
[26] Real-time FPGA implementation of hough transform using gradient and CORDIC algorithm
Karabernou, SM
Terranti, F
IMAGE AND VISION COMPUTING, 2005, 23 (11) : 1009 - 1017
[27] Comparison of CORDIC algorithm implementations on FPGA families
Vadlamani, S
Mahmoud, W
PROCEEDINGS OF THE THIRTY-FOURTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2002, : 192 - 196
[28] An optimized hardware implementation of the CORDIC algorithm
Lyu, Fei
Wu, Chaoran
Wang, Yuxuan
Pan, Hongbing
Wang, Yu
Luo, Yuanyong
IEICE ELECTRONICS EXPRESS, 2022, 19 (21):
[29] Scalable Pipelined CORDIC Architecture Design and Implementation in FPGA
Adiono, Trio
Purba, Randy Saut
2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 628 - 631
[30] Design and Hardware Implementation of Bit Length Adjustable Cosine and Sine Generator with CORDIC Algorithm in FPGA
Ozkilbac, Bahadir
Karacali, Tevhit
2020 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2020, : 145 - 149

← 1 2 3 4 5 →