An analog mixed-signal test controller

被引：0

作者：

AbedEl-Halin, MA ^{[1
]}

机构：

[1] Mentor Consulting, Mentor Graph Egypt, Cairo 11341, Egypt

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A design for test (DFT) technique for analog mixed-signal (AMS) system-on-a-chip (SoC) is presented; both methodology and implementation are introduced. Using the IEEE boundary scan standard 1149.4, small embedded analog test controller (ATC), and utilizes the embedded SoC memory(1). Using this structure almost any AMS-SoC can be tested for both manufacturing and on-line tests. This technique relaxes the tester requirements and enables cost effective on-line testing.

引用

页码：384 / 387

页数：4

共 24 条

[1] Concurrent error detection and fault-tolerance linear analog circuits using continuous checksums
Chatterjee, Abhijit
[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993, 1 (02) : 138 - 150
[2] CHATTERJEE A, 1991, INTERNATIONAL TEST CONFERENCE 1991, P582
[3] CHEN YT, P 7 AS TEST S
[4] CRON A, 1996, IEEE DES TEST COMPUT, P98
[5] HARJANI R, 1994, VLSI TEST S, P258
[6] HUERTAS JL, 1992, VLSI TEST S, P102
[7] *IEEE STD, IEEE STAND MIX SIGN
[8] *INT TECHN ROADM S, 1999, SYST CHIP
[9] ANALOG CHECKERS WITH ABSOLUTE AND RELATIVE TOLERANCES
KOLARIK, V
MIR, S
LUBASZEWSKI, M
COURTOIS, B
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (05) : 607 - 612
[10] KRISHNAN S, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P312

← 1 2 3 →