Performance and reliability of sub-100nm TaSiN metal gate fully-depleted SOI devices with high-K (HfO2) gate dielectric

被引：0

作者：

Thean, AVY ^{[1
]}

Vandooren, A ^{[1
]}

Kalpat, S ^{[1
]}

Du, Y ^{[1
]}

To, I ^{[1
]}

Hughes, J ^{[1
]}

Stephens, T ^{[1
]}

Goolsby, B ^{[1
]}

White, T ^{[1
]}

Barr, A ^{[1
]}

Mathew, L ^{[1
]}

Huang, M ^{[1
]}

Egley, S ^{[1
]}

Zavala, M ^{[1
]}

Eades, D ^{[1
]}

Sphabmixay, K ^{[1
]}

Schaeffer, J ^{[1
]}

Triyoso, D ^{[1
]}

Rossow, M ^{[1
]}

Roan, D ^{[1
]}

Pham, D ^{[1
]}

Rai, R ^{[1
]}

Murphy, S ^{[1
]}

Nguyen, BY ^{[1
]}

White, BE ^{[1
]}

Duvallet, A ^{[1
]}

Dao, T ^{[1
]}

Mogab, J ^{[1
]}

机构：

[1] Motorola Inc, Technol Solut Org, Semicond Prod Sector, Austin, TX 78721 USA

来源：

2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we report the performance and reliability of sub-100nm TaSiN metal gate fully depleted SOI devices with high-k gate dielectric. Performance differences between fully-depleted and partially-depleted devices are highlighted. This is also the first time that an unique asymmetric degradation phenomenon between electron and hole mobility in metal/high-k devices is reported. Despite the use of high-k dielectric, we show that these devices exhibit superior reliability, noise and analog circuit performances.

引用

页码：106 / 107

页数：2

共 50 条

[31] Threshold voltage control in TmSiO/HfO2 high-k/metal gate MOSFETs [J].

Litta, E. Dentoni ;

Hellstrom, P. -E. ;

Ostling, M. .

SOLID-STATE ELECTRONICS, 2015, 108 :24-29

[32] Effective Workfunction Control in TmSiO/HfO2 high-k/metal gate stacks [J].

Litta, E. Dentoni ;

Hellstrom, P. -E. ;

Ostling, M. .

2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, :69-72

[33] Electrical and materials properties of AlN/HfO2 high-k stack with a metal gate [J].

Reid, Kimberly G. ;

Dip, Anthony ;

Sasaki, Sadao ;

Triyoso, Dina ;

Samavedam, Sri ;

Gilmer, David ;

Gondran, Carolyn F. H. .

THIN SOLID FILMS, 2009, 517 (08) :2712-2718

[34] Sub-100 nm CMOS circuit performance with high-K gate dielectrics [J].

Mohapatra, NR ;

Dutta, A ;

Sridhar, G ;

Desai, MP ;

Rao, VR .

MICROELECTRONICS RELIABILITY, 2001, 41 (07) :1045-1048

[35] Fringing-induced barrier lowering (FIBL) in sub-100nm MOSFETs with high-K gate dielectrics [J].

Yeap, GCF ;

Krishnan, S ;

Lin, MR .

ELECTRONICS LETTERS, 1998, 34 (11) :1150-1152

[36] Nonvolatile memory devices with AlOx embedded Zr-doped HfO2 high-k gate dielectric stack [J].

Lin, Chi-Chou ;

Kuo, Yue ;

Zhang, Shumao .

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (03)

[37] Metal gate electrodes for devices with high-k gate dielectrics:: Zr/ZrO2 and Hf/HfO2 intrinsic interfacial transition regions [J].

Lucovsky, G. ;

Whitten, J. L. .

MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2259-2262

[38] UTBOX SOI devices with high-k gate dielectric under analog perfomance [J].

Galeti, M. ;

Rodrigues, M. ;

Aoulaiche, M. ;

Collaert, N. ;

Simoen, E. ;

Claeys, C. ;

Martino, J. A. .

MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01) :119-126

[39] Preliminary results on low power sigmoid neuron transistor response in 28 nm high-k metal gate Fully Depleted SOI technology [J].

Galy, Ph ;

Dehan, P. ;

Jimenez, J. ;

Heitz, B. .

SOLID-STATE ELECTRONICS, 2013, 89 :17-21

[40] A low gate leakage current and small equivalent oxide thickness MOSFET with Ti/HfO2 high-k gate dielectric [J].

Fu, C. H. ;

Chang-Liao, K. S. ;

Chang, Y. A. ;

Hsu, Y. Y. ;

Tzeng, T. H. ;

Wang, T. K. ;

Heh, D. W. ;

Gu, P. Y. ;

Tsai, M. J. .

MICROELECTRONIC ENGINEERING, 2011, 88 (07) :1309-1311

← 1 2 3 4 5 →