Performance and reliability of sub-100nm TaSiN metal gate fully-depleted SOI devices with high-K (HfO2) gate dielectric

被引:0
作者
Thean, AVY [1 ]
Vandooren, A [1 ]
Kalpat, S [1 ]
Du, Y [1 ]
To, I [1 ]
Hughes, J [1 ]
Stephens, T [1 ]
Goolsby, B [1 ]
White, T [1 ]
Barr, A [1 ]
Mathew, L [1 ]
Huang, M [1 ]
Egley, S [1 ]
Zavala, M [1 ]
Eades, D [1 ]
Sphabmixay, K [1 ]
Schaeffer, J [1 ]
Triyoso, D [1 ]
Rossow, M [1 ]
Roan, D [1 ]
Pham, D [1 ]
Rai, R [1 ]
Murphy, S [1 ]
Nguyen, BY [1 ]
White, BE [1 ]
Duvallet, A [1 ]
Dao, T [1 ]
Mogab, J [1 ]
机构
[1] Motorola Inc, Technol Solut Org, Semicond Prod Sector, Austin, TX 78721 USA
来源
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2004年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we report the performance and reliability of sub-100nm TaSiN metal gate fully depleted SOI devices with high-k gate dielectric. Performance differences between fully-depleted and partially-depleted devices are highlighted. This is also the first time that an unique asymmetric degradation phenomenon between electron and hole mobility in metal/high-k devices is reported. Despite the use of high-k dielectric, we show that these devices exhibit superior reliability, noise and analog circuit performances.
引用
收藏
页码:106 / 107
页数:2
相关论文
共 50 条
[21]   Reliability characteristics of high-K gate dielectrics HfO2 in metal-oxide semiconductor capacitors [J].
Han, DD ;
Kang, JF ;
Lin, CH ;
Han, RQ .
MICROELECTRONIC ENGINEERING, 2003, 66 (1-4) :643-647
[22]   Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process [J].
McMahon, W. ;
Tian, C. ;
Uppal, S. ;
Kothari, H. ;
Jin, M. ;
LaRosa, G. ;
Nigam, T. ;
Kerber, A. ;
Linder, B. P. ;
Cartier, E. ;
Lai, W. L. ;
Liu, Y. ;
Ramachandran, R. ;
Kwon, U. ;
Parameshwaran, B. ;
Krishnan, S. ;
Narayanan, V. .
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[23]   Organic Mask Removal Assessment For 32nm Fully Depleted SOI Technology With TiN-Metal Gate On HfO2 [J].
Lachal, L. ;
Chiaroni, J. ;
Lajoinie, E. ;
Louveau, O. ;
Ritton, F. ;
Lavios, P. ;
Finet, J. M. ;
Brianceau, P. ;
Arnoux, A. ;
Sauvagnargues, E. ;
Billoux, O. ;
Medico, G. ;
Tallaron, C. ;
Humbert, F. ;
Rochat, N. ;
Martinez, E. .
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05) :355-+
[24]   Reliability issues and role of defects in high-k dielectric HfO2 devices [J].
Kang, Joongoo ;
Kim, Dae Yeon ;
Chang, K. J. .
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (03) :552-557
[25]   Capacitance behavior of nanometer FD SOICMOS devices with HfO2 high-K gate dielectric considering gate tunneling leakage current [J].
Kuo, J. B. ;
Lin, C. H. .
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, :61-+
[26]   Carrier mobility in advanced CMOS devices with metal gate and HfO2 gate dielectric [J].
Lime, F ;
Oshima, K ;
Cassé, M ;
Ghibaudo, G ;
Cristoloveanu, S ;
Guillaumot, B ;
Iwai, H .
SOLID-STATE ELECTRONICS, 2003, 47 (10) :1617-1621
[27]   In-depth electrical characterization of sub-45 nm fully depleted strained SOI MOSFETs with TiN/HfO2 gate stack [J].
Feruglio, S. ;
Andrieu, F. ;
Faynot, O. ;
Ghibaudo, G. .
SOLID-STATE ELECTRONICS, 2008, 52 (04) :489-497
[28]   2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric [J].
Luan Su-Zhen ;
Liu Hong-Xia ;
Jia Ren-Xu ;
Cai Nai-Qiong .
ACTA PHYSICA SINICA, 2008, 57 (06) :3807-3812
[29]   Electrical reliability aspects of HfO2 high-k gate dielectrics with TaN metal gate electrodes under constant voltage stress [J].
Chatterjee, S ;
Kuo, Y ;
Lu, J ;
Tewg, JY ;
Majhi, P .
MICROELECTRONICS RELIABILITY, 2006, 46 (01) :69-76
[30]   Performance Improvement of Pi-gate SOI MOSFET Transistor using High-k Dielectric with Metal Gate [J].
Rahou, Fatima Zohra ;
Bouazza, A. Guen ;
Bouazza, B. .
IETE JOURNAL OF RESEARCH, 2016, 62 (03) :331-338