Performance and reliability of sub-100nm TaSiN metal gate fully-depleted SOI devices with high-K (HfO2) gate dielectric

被引：0

作者：

Thean, AVY ^{[1
]}

Vandooren, A ^{[1
]}

Kalpat, S ^{[1
]}

Du, Y ^{[1
]}

To, I ^{[1
]}

Hughes, J ^{[1
]}

Stephens, T ^{[1
]}

Goolsby, B ^{[1
]}

White, T ^{[1
]}

Barr, A ^{[1
]}

Mathew, L ^{[1
]}

Huang, M ^{[1
]}

Egley, S ^{[1
]}

Zavala, M ^{[1
]}

Eades, D ^{[1
]}

Sphabmixay, K ^{[1
]}

Schaeffer, J ^{[1
]}

Triyoso, D ^{[1
]}

Rossow, M ^{[1
]}

Roan, D ^{[1
]}

Pham, D ^{[1
]}

Rai, R ^{[1
]}

Murphy, S ^{[1
]}

Nguyen, BY ^{[1
]}

White, BE ^{[1
]}

Duvallet, A ^{[1
]}

Dao, T ^{[1
]}

Mogab, J ^{[1
]}

机构：

[1] Motorola Inc, Technol Solut Org, Semicond Prod Sector, Austin, TX 78721 USA

来源：

2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we report the performance and reliability of sub-100nm TaSiN metal gate fully depleted SOI devices with high-k gate dielectric. Performance differences between fully-depleted and partially-depleted devices are highlighted. This is also the first time that an unique asymmetric degradation phenomenon between electron and hole mobility in metal/high-k devices is reported. Despite the use of high-k dielectric, we show that these devices exhibit superior reliability, noise and analog circuit performances.

引用

页码：106 / 107

页数：2

共 50 条

[1] Fully-depleted SOI devices with TaSiN gate, HfO2 gate dielectric, and elevated source/drain extensions
Vandooren, A
Barr, A
Mathew, L
White, TR
Egley, S
Pham, D
Zavala, M
Samavedam, S
Schaeffer, J
Conner, J
Nguyen, BY
White, BE
Orlowski, MK
Mogab, J
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (05) : 342 - 344
[2] Mixed-signal performance of Sub-100nm fully-depleted SOI devices with metal gate, high K (HfO2) dielectric and elevated Source/Drain extensions.
Vandooren, A
Thean, AVY
Du, Y
To, I
Hughes, J
Stephens, T
Huang, M
Egley, S
Zavala, M
Sphabmixay, K
Barr, A
White, T
Samavedam, S
Mathew, L
Schaeffer, J
Triyoso, D
Rossow, M
Roan, D
Pham, D
Rai, R
Nguyen, BY
White, B
Orlowski, M
Duvallet, A
Dao, T
Mogab, J
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 975 - 977
[3] Ultra-thin body fully-depleted SOI devices with metal gate (TaSiN) gate, high K (HfO2) dielectric and elevated source/drain extensions.
Vandooren, A
Egley, S
Zavala, M
Franke, A
Barr, A
White, T
Samavedam, S
Mathew, L
Schaeffer, J
Pham, D
Conner, J
Dakshina-Murthy, S
Nguyen, BY
White, B
Orlowski, M
Mogab, J
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 205 - 206
[4] CGS(D)/CS(D)G capacitance phenomenon of 100nm fully-depleted SOICMOS devices with HfO2 high-K gate dielectric considering vertical and fringing displacement effects
Lin, Yu-Sheng
Lin, Chia-Hong
Kuo, James B.
Su, Ker-Wei
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 95 - 98
[5] Fully-depleted SOICMOS technology using WxN metal gate and HfSixOyNz high-k dielectric
Aime, D.
Fenouillet-Beranger, C.
Perreau, P.
Denorme, S.
Coignus, J.
Cros, A.
Fleury, D.
Faynot, O.
Vandooren, A.
Gassilloud, R.
Martin, F.
Barnola, S.
Salvetat, T.
Chabanne, G.
Brevard, L.
Aminpur, M.
Leverd, F.
Gwoziecki, R.
Boeuf, F.
Hobbs, C.
Zauner, A.
Muller, M.
Cosnier, V.
Minoret, S.
Bensahel, D.
Orlowski, M.
Mingam, H.
Wild, A.
Deleonibus, S.
Skotnicki, T.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 255 - +
[6] Temperature operation of FDSOI devices with metal gate (TaSiN) and high-k dielectric
Pretet, J
Vandooren, A
Cristoloveanu, S
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 573 - 576
[7] 50-nm fully depleted SOICMOS technology with HfO2 gate dielectric and TiN gate
Vandooren, A
Egley, S
Zavala, M
Stephens, T
Mathew, L
Rossow, M
Thean, A
Barr, A
Shi, Z
White, T
Pham, D
Conner, J
Prabhu, L
Triyoso, D
Schaeffer, J
Roan, D
Nguyen, BY
Orlowski, M
Mogab, J
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (04) : 324 - 328
[8] Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation
Kedzierski, J
Nowak, E
Kanarsky, T
Zhang, Y
Boyd, D
Carruthers, R
Cabral, C
Amos, R
Lavoie, C
Roy, R
Newbury, J
Sullivan, E
Benedict, J
Saunders, P
Wong, K
Canaperi, D
Krishnan, M
Lee, KL
Rainey, BA
Fried, D
Cottrell, P
Wong, HSP
Ieong, M
Haensch, W
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 247 - 250
[9] Integration of TmSiO/HfO2 Dielectric Stack in Sub-nm EOT High-k/Metal Gate CMOS Technology
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Ostling, Mikael
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 934 - 939
[10] Characteristics of different structure sub-100nm MOSFETs with high-k gate dielectrics
Liu, XY
Lou, SZ
Xia, ZL
Guo, DC
Zhu, HW
Kang, JF
Han, RQ
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 333 - 336

← 1 2 3 4 5 →