Soft-Error Resilient Read Decoupled SRAM With Multi-Node Upset Recovery for Space Applications

被引:49
作者
Pal, Soumitra [1 ]
Sri, Dodla Divya [2 ]
Ki, Wing-Hung [1 ]
Islam, Aminul [2 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Peoples R China
[2] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Bihar, India
关键词
Critical charge; hold power; probability of single event upset (SEU) occurrence; radiation hardness; read stability; single event multi-node upset (SEMNU); LOW-POWER; CELL; VOLTAGE; DESIGN;
D O I
10.1109/TED.2021.3061642
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Space consists of high-energy particles and high-temperature fluctuations, which causes single event upsets (SEUs). Conventional 6T static random access memory (SRAM) is unable to tolerate this harsh environment in space. Therefore, it is necessary to design an SRAM, which can withstand this harsh environment. In order to mitigate SEUs, a radiation-hardened SRAM cell, named soft-error resilient read decoupled 12T (SRRD12T), is presented in this article. To estimate the relative performance of the proposed cell, it is compared with other contemporary designs, such as RHMN12T, RHMP12T, RHD12T, QUCCE12T, and QUATRO12T, over various important design metrics. SRRD12T can not only recover from SEU induced at any of its sensitive nodes but also from single event multi-node upsets (SEMNUs) induced at its storage node pair. Furthermore, due to the read decoupled design of SRRD12T, it exhibits the highest read stability. In addition to these, SRRD12T shows 1.14 x /1.17x shorter write delay than RHD12T/RHMP12T. Moreover, SRRD12T consumes lower hold power and exhibits higher write ability than most of the comparison cells. However, these advantages are obtained by exhibiting a slightly longer read delay.
引用
收藏
页码:2246 / 2254
页数:9
相关论文
共 20 条
  • [1] Flexible IGZO TFTs and Their Suitability for Space Applications
    Costa, Julio C.
    Pouryazdan, Arash
    Panidi, Julianna
    Spina, Filippo
    Anthopoulos, Thomas D.
    Liedke, Maciej O.
    Schneider, Christof
    Wagner, Andreas
    Munzenrieder, Niko
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1182 - 1190
  • [2] We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
    Dang, Le Dinh Trang
    Kim, Jin Sang
    Chang, Ik Joon
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (09) : 2489 - 2496
  • [3] Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications
    Gracia-Moran, Joaquin
    Saiz-Adalid, Luis J.
    Gil-Tomas, Daniel
    Gil-Vicente, Pedro J.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2132 - 2142
  • [4] Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
    Guo, Jing
    Zhu, Lei
    Liu, Wenyi
    Huang, Hai
    Liu, Shanshan
    Wang, Tianqi
    Xiao, Liyi
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1593 - 1600
  • [5] Soft Error Hardened Memory Design for Nanoscale Complementary Metal Oxide Semiconductor Technology
    Guo, Jing
    Xiao, Liyi
    Wang, Tianqi
    Liu, Shanshan
    Wang, Xu
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2015, 64 (02) : 596 - 602
  • [6] Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology
    Guo, Jing
    Xiao, Liyi
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) : 1994 - 2001
  • [7] Large-Scale SRAM Variability Characterization in 45 nm CMOS
    Guo, Zheng
    Carlson, Andrew
    Pang, Liang-Teck
    Duong, Kenneth T.
    Liu, Tsu-Jae King
    Nikolic, Borivoje
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3174 - 3192
  • [8] A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
    Islam, A.
    Hasan, Mohd.
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 405 - 411
  • [9] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
    Jahinuzzaman, Shah M.
    Rennie, David J.
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3768 - 3773
  • [10] Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
    Jiang, Jianwei
    Xu, Yiran
    Zhu, Wenyi
    Xiao, Jun
    Zou, Shichang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) : 967 - 977