A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic

被引:0
|
作者
Degawa, K [1 ]
Aoki, T
Higuchi, T
Inokawa, H
Takahashi, Y
机构
[1] Tohoku Univ, Dept Math & Comp Sci, Grad Sch Infromat Sci, Sendai, Miyagi 9808579, Japan
[2] Tohoku Inst Technol, Dept Elect, Fac Engn, Sendai, Miyagi 9828577, Japan
[3] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
[4] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0600814, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2004年 / E87C卷 / 11期
关键词
single-electron transistors; multiple-valued logic; quantum devices; logic circuits; parallel counters;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a model-based study of SET (SingleElectron-Transistor) logic gate family for synthesizing binary, MV (Multiple-Nlalued) and mixed-mode logic circuits. The use of SETS combined with MOS transistors allows compact realization of basic logic functions that exhibit periodic transfer characteristics. The operation of basic SET logic gates is successfully confirmed through SPICE circuit simulation based on the physical device model of SETS. The proposed SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-NIV mixed-mode logic circuits in a highly flexible manner. As an example, this paper describes design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.
引用
收藏
页码:1827 / 1836
页数:10
相关论文
共 13 条
  • [1] Voltage-mode multiple-valued logic adder circuits
    Thoidis, IM
    Soudris, D
    Thanailakis, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1054 - 1061
  • [2] Systematic interpretation of redundant arithmetic adders in binary and multiple-valued logic
    Homma, Naofumi
    Aoki, Takafumi
    Higuchi, Tatsuo
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1645 - 1654
  • [3] Quaternary voltage-mode CMOS circuits for multiple-valued logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Christoforidis, S
    Thanailakis, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
  • [4] QUANTUM-DEVICE-ORIENTED MULTIPLE-VALUED LOGIC SYSTEM BASED ON A SUPER PASS GATE
    DENG, XW
    HANYU, T
    KAMEYAMA, M
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (08) : 951 - 958
  • [5] Smart universal multiple-valued logic gates by transferring single electrons
    Zhang, Wan-Cheng
    Wu, Nan-Jian
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (04) : 440 - 450
  • [6] NEURON MOS VOLTAGE-MODE CIRCUIT TECHNOLOGY FOR MULTIPLE-VALUED LOGIC
    SHIBATA, T
    OHMI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 347 - 356
  • [7] Low-Power Multiple-Valued SRAM Logic Cells Using Single-Electron Devices
    Syed, Naila
    Chen, Chunhong
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
  • [8] A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors
    Inokawa, H
    Fujiwara, A
    Takahashi, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) : 462 - 470
  • [9] Design of a field-programmable digital filter chip using multiple-valued current-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (08) : 2001 - 2010
  • [10] Use of multiple-valued logic with 1.9-V operational power supply to obtain a high-speed current-mode logic circuit
    Sugimoto, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (07): : 97 - 105