共 21 条
[3]
CHIN HC, 2009, IEEE S VLSI TECH, P244
[5]
COSS BE, 2009, IEEE S VLSI TECH, P104
[8]
HU J, 2009, IEEE VLSI TSA, P123
[9]
HU J, 2008, DEV RES C, V66, P89
[10]
Heterogeneous integration of enhancement mode In0.7Ga0.3As quantum well transistor on silicon substrate using thin (≤ 2 gm) composite buffer architecture for high-speed and low-voltage (0.5V) logic applications
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:625-+