ASSOCIATIVE MEMORY ALGORITHM for VISUAL PATTERN RECOGNITION with MEMRISTOR ARRAY and CMOS NEURON

被引：0

作者：

Chowdhury, Anik ^{[1
]}

Sarkar, Mrinmoy ^{[1
]}

Arka, Aqeeb Iqbal ^{[1
]}

Harun-ur Rashid, A. B. M. ^{[1
]}

机构：

[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1205, Bangladesh

来源：

2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE) | 2016年

关键词：

Artificial neural network; CMOS neuron; memristor; multiple encoding mode; neuromorphic; pattern recognition; weighted synapse;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the development of a neuromorphic system for visual pattern recognition. Associative memory algorithm has been used to recognize specific patterns and the method is implemented with discrete circuit elements that use memristors as the synapse. Weight of the synapses between the inputs and output neurons are adjusted by memristors. The amount of the neural block depends on how many patterns and each block contains 30 weighted synapses connected to the output. Each input corresponding to a pixel in a 6 X 5 pixel image generates voltage pulses according to the pixel value. The input voltage pulses weight are then maintained by the memristors and integrated by the output neurons. Each of the output of neurons is compared with a fixed threshold voltage which will determine whether the output bit is 0 or 1. Successfully demonstration of the system has been done by training and recognizing images of numbers from 1 to 8.

引用

页码：42 / 45

页数：4

共 23 条

[1] A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses [J].

Adhikari, Shyam Prasad ;

Kim, Hyongsuk ;

Budhathoki, Ram Kaji ;

Yang, Changju ;

Chua, Leon O. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) :215-223

[2]

[Anonymous], 2012, THESIS

[3]

[Anonymous], 2015, INT JOINT C NEUR NET

[4]

Bing Hao, 2010, 2010 Second International Conference on Communication Systems, Networks and Applications (ICCSNA 2010), P211, DOI 10.1109/ICCSNA.2010.5588692

[5] Energy-Efficient Associative Memory Based on Neural Cliques [J].

Boguslawski, Bartosz ;

Heitzmann, Frederic ;

Larras, Benoit ;

Seguin, Fabrice .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (04) :376-380

[6] Transmission gates combined with level-restoring CMOS gates reduce glitches in low-power low-frequency multipliers [J].

Carbognani, Flavio ;

Buergin, Felix ;

Felber, Norbert ;

Kaeslin, Hubert ;

Fichtner, Wolfgang .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (07) :830-836

[7]

Cenggoro Tjeng Wawan, 2014, 2014 2nd International Conference on Information and Communication Technology (ICoICT), P238, DOI 10.1109/ICoICT.2014.6914072

[8] Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron [J].

Chu, Myonglae ;

Kim, Byoungho ;

Park, Sangsu ;

Hwang, Hyunsang ;

Jeon, Moongu ;

Lee, Byoung Hun ;

Lee, Byung-Geun .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (04) :2410-2419

[9] MEMRISTIVE DEVICES AND SYSTEMS [J].

CHUA, LO ;

KANG, SM .

PROCEEDINGS OF THE IEEE, 1976, 64 (02) :209-223

[10]

Corinto F, 2015, 2015 IEEE 15TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P629, DOI 10.1109/NANO.2015.7388683

← 1 2 3 →