Embedded Analog-to-Digital Converters

被引:0
作者
Bult, Klaas [1 ]
机构
[1] Broadcom Corp, Bunnik, Netherlands
来源
2009 PROCEEDINGS OF ESSCIRC | 2009年
关键词
CMOS SUBRANGING ADC; PIPELINED ADC; BACKGROUND CALIBRATION; A/D CONVERTER; FOLDING ADC; 8-B; 5-BIT; ARRAY; 10-B;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systems-on-Chips (So Cs) have become a reality in the past decade. Several dozens of different functional blocks are being integrated on a single die, reaching transistor counts of up to half a billion. From the Analog portion of an SoC the Data Converters are probably among the most challenging blocks, often limiting system performance and dominating power dissipation. However, requirements regarding yield, die-size, scalability, noise immunity, power and the fact that logic is almost for free, cause distinct differences between embedded Data Converters and their stand-alone, usually general purpose, counterparts. This paper describes these differences and provides an overview of the state-of-the art in Analog-to-Digital Conversion.
引用
收藏
页码:53 / 65
页数:13
相关论文
共 60 条
[1]   A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s [J].
Agazzi, Oscar E. ;
Hueda, Mario R. ;
Crivelli, Diego E. ;
Carrer, Hugo S. ;
Nazemi, Ali ;
Luna, German ;
Ramos, Facundo ;
Lopez, Ramiro ;
Grace, Carl ;
Kobeissy, Bilal ;
Abidin, Cindra ;
Kazemi, Mohammad ;
Kargar, Mahyar ;
Marquez, Cesar ;
Ramprasad, Sumant ;
Bollo, Federico ;
Posse, Vladimir ;
Wang, Stephen ;
Asmanis, Georgios ;
Eaton, George ;
Swenson, Norman ;
Lindsay, Tom ;
Voois, Paul .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2939-2957
[2]  
AHMED I, 2007, 11 BIT 45 MS S PIP A, P147
[3]   A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold [J].
Ahmed, Imran ;
Johns, David A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (07) :1638-1647
[4]   Negotiating silences in the so-called low-intensity war: The making of the Kurdish diaspora in Istanbul [J].
Ahmetbeyzade, Cihan .
SIGNS, 2007, 33 (01) :159-182
[5]   A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter [J].
Ali, Ahmed M. A. ;
Dillon, Christopher ;
Sneed, Robert ;
Morgan, Andrew S. ;
Bardsley, Scott ;
Komblum, John ;
Wu, Lu .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) :1846-1855
[6]   TIME INTERLEAVED CONVERTER ARRAYS [J].
BLACK, WC ;
HODGES, DA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029
[7]   A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist [J].
Brandt, BP ;
Lutsky, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) :1788-1795
[8]   A zero-crossing-based 8-bit 200 MS/s pipelined ADC [J].
Brooks, Lane ;
Lee, Hae-Seung. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (12) :2677-2687
[9]   The effect of technology scaling on power dissipation in analog circuits [J].
Bult, K .
ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, :251-294
[10]   An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm(2) [J].
Bult, K ;
Buchwald, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1887-1895