Exploiting primary/backup mechanism for energy efficiency in dependable real-time systems

被引:32
作者
Guo, Yifeng [1 ]
Zhu, Dakai [1 ]
Aydin, Hakan [2 ]
Han, Jian-Jun [3 ]
Yang, Laurence T. [4 ]
机构
[1] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA
[2] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA
[3] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China
[4] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada
基金
美国国家科学基金会;
关键词
Real-time systems; Multiprocessor; Fault tolerance; Primary/backup; Energy management; DVFS; DPM; FAULT-TOLERANCE; MANAGEMENT; RELIABILITY; ERRORS;
D O I
10.1016/j.sysarc.2017.06.008
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Primary/Backup has been well studied as an effective fault-tolerance technique. In this paper, with the objectives of tolerating a single permanent fault and maintaining system reliability with respect to transient faults, we study dynamic-priority based energy-efficient fault-tolerance scheduling algorithms for periodic real-time tasks running on multiprocessor systems by exploiting the primary/backup technique while considering the negative effects of the widely deployed Dynamic Voltage and Frequency Scaling (DVFS) on transient faults. Specifically, by separating primary and backup tasks on their dedicated processors, we first devise two schemes based on the idea of Standby-Sparing (SS): For Paired-SS, processors are organized as groups of two (i.e., pairs) and the existing SS scheme is applied within each pair of processors after partitioning tasks to the pairs. In Generalized-SS, processors are divided into two groups (of potentially different sizes), which are denoted as primary and secondary processor groups, respectively. The main (backup) tasks are scheduled on the primary (secondary) processor group under the partitioned-EDF (partitioned-EDL) with DVFS (DPM) to save energy. Moreover, we propose schemes that allocate primary. and backup tasks in a mixed manner to better utilize system slack on all processors for more energy savings. On each processor, the Preference-Oriented Earliest Deadline (POED) scheduler is adopted to run primary tasks at scaled frequencies as soon as possible (ASAP) and backup tasks at the maximum frequency as late as possible (AMP) to save energy. Our empirical evaluations show that, for systems with a given number of processors, there normally exists a configuration for Generalized-SS with different number of processors in primary and backup groups, which leads to better energy savings when compared to that of the Paired-SS scheme. Moreover, the POED-based schemes normally have more stable performance and can achieve better energy savings. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:68 / 80
页数:13
相关论文
共 51 条
[1]   A Comparative Study of System-Level Energy Management Methods for Fault-Tolerant Hard Real-Time Systems [J].
Aminzadeh, Soheil ;
Ejlali, Alireza .
IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (09) :1288-1299
[2]  
[Anonymous], 2008, INT TECHNOLOGY ROADM
[3]  
Aydin H., 2003, P PAR DISTR PROC S I
[4]   System-level energy management for periodic real-time tasks [J].
Aydin, Hakan ;
Devadas, Vinay ;
Zhu, Dakai .
27TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2006, :313-+
[5]  
Bertossi A. A., 2006, P IEEE INT S DISTR S
[6]   Fault-tolerant rate-monotonic first-fit scheduling in hard-real-time systems [J].
Bertossi, AA ;
Mancini, LV ;
Rossini, F .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (09) :934-945
[7]  
Bini E., 2004, P EUR REAL TIM SYST
[8]   SOME RESULTS OF THE EARLIEST DEADLINE SCHEDULING ALGORITHM [J].
CHETTO, H ;
CHETTO, M .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1989, 15 (10) :1261-1269
[9]   Reliability-aware optimization for DVS-enabled real-time embedded systems [J].
Dabiri, Foad ;
Amini, Naivd ;
Rofouei, Mahsan ;
Sarrafzadeh, Majid .
ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, :780-783
[10]   Soft errors issues in low-power caches [J].
Degalahal, V ;
Li, L ;
Narayanan, V ;
Kandemir, M ;
Irwin, MJ .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (10) :1157-1166