A 1.2-pJ/bit 16-Gb/s 60-GHz OOK Transmitter in 65-nm CMOS for Wireless Network-On-Chip

被引:63
|
作者
Yu, Xinmin [1 ]
Sah, Suman Prasad [1 ]
Rashtian, Hooman [2 ]
Mirabbasi, Shahriar [3 ]
Pande, Partha Pratim [1 ]
Heo, Deukhyoun [1 ]
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
[3] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
基金
美国国家科学基金会;
关键词
Bulk driven; CMOS; drive amplifier (DA); low power; millimeter wave; modulator; neutralization; on-off keying (OOK); transmitter (TX); voltage-controlled oscillator (VCO); wireless network-on-chip (WiNoC); LOW-NOISE AMPLIFIER; DESIGN;
D O I
10.1109/TMTT.2014.2347919
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a high-efficiency 60-GHz on-off keying (OOK) transmitter (TX) designed for wireless network-on-chip applications. Aiming at an intra-chip communication distance of 20 mm, the TX consists of a drive amplifier (DA), a high-speed OOK modulator, and a transformer-coupled voltage-controlled oscillator. For high efficiency, a common-source topology with a drain-to-gate neutralization technique is chosen for the DA. A detailed mathematical design methodology is derived for the neutralization technique. The bulk-driven OOK modulator employs a novel dual feedthrough cancellation technique, resulting in a 30-dB on-off ratio. Fabricated in a 65-nm bulk CMOS process, the TX consumes only 19 mW from a 1-V supply, and occupies an active area of 0.077 mm(2). A maximum modulation data rate of 16 Gb/s with 0.75-dBm output power is demonstrated through measurements, which translates to a bit-energy efficiency of 1.2 pJ/bit.
引用
收藏
页码:2357 / 2369
页数:13
相关论文
共 50 条
  • [41] A 27-1 Low-Power Half-Rate 16-Gb/s Charge-Mode PRBS Generator in 1.2V, 65nm CMOS
    Govindaswamy, Prema Kumar
    Pasupureddi, Vijaya Sankara Rao
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 212 - 215
  • [42] An 0.5V, 0.91pJ/bit, 1.1Gb/s/ch Transceiver in 65nm CMOS for High-Speed Wireless Proximity Interface
    Matsubara, Takeshi
    Hayashi, Isamu
    Johari, Abul Hasan
    Kumaki, Satoshi
    Kohira, Kaoru
    Kuroda, Tadahiro
    Ishikuro, Hiroki
    2011 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2011, : 74 - 77
  • [43] A 27-1, 20-Gb/s, 0.1-pJ/b Pseudo Random Bit Sequence Generator Using Incomplete Settling in 1.2V, 65 nm CMOS
    Govindaswamy, Prema Kumar
    Khatun, Mursina
    Pasupureddi, Vijay Shankar
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [44] A 13.6-16Gb/s Wireline Transceiver with Dicode Encoding and Sequence Detection Decoding for Equalizing 24.2dB with 2.56pJ/bit in 65nm CMOS
    Chun, Yusang
    Anand, Tejasvi
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [45] A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology
    Bae, Woorham
    Jeong, Gyu-Seob
    Park, Kwanseo
    Cho, Sung-Yong
    Kim, Yoonsoo
    Jeong, Deog-Kyoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (09) : 1393 - 1403
  • [46] A 60-GHz Power-Efficient Four-Element CMOS Phased-Array Transmitter With 31-dBm Peak EIRP for Short-Range Gb/s Wireless Transmission
    Jung, Kyung Pil
    Jang, Tae Hwan
    Kim, Joon Hyung
    Park, Chul Soon
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (06) : 3452 - 3467
  • [47] A 120 GHz Fully Integrated 10 Gb/s Short-Range Star-QAM Wireless Transmitter With On-Chip Bondwire Antenna in 45 nm Low Power CMOS
    Deferm, Noel
    Reynaert, Patrick
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (07) : 1606 - 1616
  • [48] A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link
    Tomkins, Alexander
    Aroca, Ricardo Andres
    Yamamoto, Takuji
    Nicolson, Sean T.
    Doi, Yoshiyasu
    Voinigescu, Sorin P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (08) : 2085 - 2099
  • [49] 5-Gb/s and 10-GHz Center-Frequency Gaussian Monocycle Pulse Transmission Using 65-nm Logic CMOS With On-Chip Dipole Antenna and High-κ Interposer
    Kubota, Shinichi
    Toya, Akihiro
    Sugitani, Takumi
    Kikkawa, Takamaro
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1193 - 1200
  • [50] A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With <-16 dB Return Loss Over 10 GHz Bandwidth
    Kossel, Marcel
    Menolfi, Christian
    Weiss, Jonas
    Buchmann, Peter
    von Bueren, George
    Rodoni, Lucio
    Morf, Thomas
    Toifl, Thomas
    Schmatz, Martin
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) : 2905 - 2920