A 1.2-pJ/bit 16-Gb/s 60-GHz OOK Transmitter in 65-nm CMOS for Wireless Network-On-Chip

被引:63
|
作者
Yu, Xinmin [1 ]
Sah, Suman Prasad [1 ]
Rashtian, Hooman [2 ]
Mirabbasi, Shahriar [3 ]
Pande, Partha Pratim [1 ]
Heo, Deukhyoun [1 ]
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
[3] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
基金
美国国家科学基金会;
关键词
Bulk driven; CMOS; drive amplifier (DA); low power; millimeter wave; modulator; neutralization; on-off keying (OOK); transmitter (TX); voltage-controlled oscillator (VCO); wireless network-on-chip (WiNoC); LOW-NOISE AMPLIFIER; DESIGN;
D O I
10.1109/TMTT.2014.2347919
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a high-efficiency 60-GHz on-off keying (OOK) transmitter (TX) designed for wireless network-on-chip applications. Aiming at an intra-chip communication distance of 20 mm, the TX consists of a drive amplifier (DA), a high-speed OOK modulator, and a transformer-coupled voltage-controlled oscillator. For high efficiency, a common-source topology with a drain-to-gate neutralization technique is chosen for the DA. A detailed mathematical design methodology is derived for the neutralization technique. The bulk-driven OOK modulator employs a novel dual feedthrough cancellation technique, resulting in a 30-dB on-off ratio. Fabricated in a 65-nm bulk CMOS process, the TX consumes only 19 mW from a 1-V supply, and occupies an active area of 0.077 mm(2). A maximum modulation data rate of 16 Gb/s with 0.75-dBm output power is demonstrated through measurements, which translates to a bit-energy efficiency of 1.2 pJ/bit.
引用
收藏
页码:2357 / 2369
页数:13
相关论文
共 50 条
  • [21] An Integrated 7-Gb/s 60-GHz Communication Link Over Single Conductor Wire using Sommerfeld Wave Propagation in 65-nm CMOS
    Zhan, Kai
    Agrawal, Abhishek
    Johnson, Manoj
    Ramachandran, Ashwin
    Anand, Tejasvi
    Natarajan, Arun
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 793 - 796
  • [22] A 2 Gb/s 1.8 pJ/bit Differential BPSK UWB-IR Transmitter Using 65 nm CMOS Technology
    Hafiz, Mohiuddin
    Kubota, Shinichi
    Sasaki, Nobuo
    Kimoto, Kentaro
    Kikkawa, Takamaro
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06) : 977 - 984
  • [23] A 67-mW 10.7-Gb/s 60-GHz OOK CMOS Transceiver for Short-Range Wireless Communications
    Byeon, Chul Woo
    Yoon, Chong Hyun
    Park, Chul Soon
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (09) : 3391 - 3401
  • [24] A 60-GHz Four-Element Beam-Tapering Phased-Array Transmitter With a Phase-Compensated VGA in 65-nm CMOS
    Lee, Joong Geun
    Jang, Tae Hwan
    Park, Geon Ho
    Lee, Hee Sung
    Byeon, Chul Woo
    Park, Chul Soon
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (07) : 2998 - 3009
  • [25] A 20-GHz Differential Push-Push VCO for 60-GHz Frequency Synthesizer toward 256 QAM Wireless Transmission in 65-nm CMOS
    Wang, Yun
    Katsuragi, Makihiko
    Okada, Kenichi
    Matsuzawa, Akira
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (06): : 568 - 575
  • [26] A 0.0375-pJ/bit Charge-Steering Based Hybrid for 8-Gb/s/pin Full-Duplex Chip-to-Chip Interconnects in 65-nm CMOS
    Govindaswamy, Prema Kumar
    Wary, Nijwm
    Pasupureddi, Vijay Shankar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, : 1191 - 1203
  • [27] A 17-mW 5-Gb/s 60-GHz CMOS Transmitter with Efficiency-Enhanced On-Chip Antenna
    Wu, Rui
    Deng, Wei
    Sato, Shinji
    Hirano, Takuichi
    Li, Ning
    Inoue, Takeshi
    Sakane, Hitoshi
    Okada, Kenichi
    Matsuzawa, Akira
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 381 - 384
  • [28] A Fully Integrated 1-pJ/bit 10-Gb/s/ch Forwarded-Clock Transmitter with a Resistive Feedback Inverter Based Driver in 65-nm CMOS
    Bae, Woorham
    Jeong, Gyu-Seob
    Jeong, Deog-Kyoon
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2906 - 2906
  • [29] A 1-pJ/bit, 10-Gb/s/ch Forwarded-Clock Transmitter Using a Resistive Feedback Inverter-Based Driver in 65-nm CMOS
    Bae, Woorham
    Jeong, Gyu-Seob
    Jeong, Deog-Kyoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (12) : 1106 - 1110
  • [30] A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory
    Lee, Youngjoo
    Yoo, Hoyoung
    Jung, Jaehwan
    Jo, Jihyuck
    Park, In-Cheol
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2531 - 2540