A new 2-D systolic digital filter architecture without global broadcast

被引:24
作者
Van, LD [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan
关键词
cascade-form architecture; local broadcast; quantization error; systolic architecture; two-dimensional (2-D) digital filter;
D O I
10.1109/TVLSI.2002.800531
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose two-dimensional (2-D) systolic-array infinite-impulse response IIR) and finite-impulse response (FIR) digital filter architectures without global broadcast, by the hybrid of a modified reordering scheme and a new systolic transformation. This architecture has local broadcast, lower-quantization error, and zero latency without sacrificing the number of multipliers, as well as delay elements under the satisfactory critical period. Furthermore, we extend this new architecture to a useful 2-D systolic cascade-form architecture and provide the comprehensive error analysis for the proposed architectures.
引用
收藏
页码:477 / 486
页数:10
相关论文
共 19 条
  • [1] DUDGEON DE, 1984, MULTIDIMENSIONAL DIG, pCH4
  • [2] Jain AK., 1989, Fundamentals of Digital Image Processing
  • [3] A NEW SYSTOLIC DESIGN FOR DIGITAL IIR FILTERS
    JAYADEVA
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (05): : 653 - 654
  • [4] KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
  • [5] KUNG SY, 1988, VLSI ARRAY PROCESSOR
  • [6] COMBINED ERROR AT THE OUTPUT OF TWO-DIMENSIONAL RECURSIVE DIGITAL-FILTERS
    MERTZIOS, BG
    VENETSANOPOULOS, AN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (10): : 888 - 891
  • [7] OPPENHEIM AV, 1989, DISCRETE TIME SIGNAL, pCH6
  • [8] PARHI KK, 1999, VLSI DIGITAL SIGNAL, pCH7
  • [9] PIRSCH P, 1998, ARCHITECTURES DIGITA, pCH5
  • [10] ERROR ANALYSIS OF A SYSTOLIC REALIZATION OF 2-D FILTERS
    RAGHURAMIREDDY, D
    UNBEHAUEN, R
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (02) : 478 - 482