On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs

被引：0

作者：

Zhang, Wanping ^{[1
,2
]}

Zhang, Ling ^{[2
]}

Shayan, Amirali ^{[2
]}

Yu, Wenjian ^{[3
]}

Hu, Xiang ^{[2
]}

Zhu, Zhi ^{[1
]}

Engin, Ege ^{[4
]}

Cheng, Chung-Kuan ^{[2
]}

机构：

[1] Qualcomm Inc, 5775 Morehouse Dr, San Diego, CA USA

[2] Univ Calif San Diego, La Jolla, CA USA

[3] Tsinghua Univ, Beijing 100084, Peoples R China

[4] San Diego State Univ, San Diego, CA USA

来源：

2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010) | 2010年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose an efficient approach to minimize the noise on power networks via the allocation of decoupling capacitors (decap) and controlled equivalent series resistors (ESR). The controlled-ESR is introduced to reduce the on-chip power voltage fluctuation, including both voltage drop and overshoot. We formulate an optimization problem of noise minimization with the constraint of decap budget. A revised sensitivity calculation method is derived to consider both voltage drop and overshoot. The sequential quadratic programming (SQP) algorithm is adopted to solve the optimization problem where the revised sensitivity is regarded as the gradient. Experimental results show that considering voltage drop without overshoot leads to underestimating noise by 4.8%. We also demonstrate that the controlled-ESR is able to reduce the noise by 25% with the same decap budget.

引用

页码：117 / +

页数：2

共 50 条

[11] Analysis of the Influence of Substrate on the Performance of On-Chip MOS Decoupling Capacitors
Rius, Josep
Meijer, Maurice
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) : 484 - 494
[12] Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint
Wang, Jun
Lu, Jianmin
Liu, Yang
Chu, Xiuqin
Li, Yushan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (12) : 3415 - 3423
[13] Effects of on-chip and off-chip decoupling capacitors on electromagnetic radiated emission
Kim, J
Kim, H
Ryu, W
Kim, J
Yun, YH
Kim, SH
Ham, SH
An, HK
Lee, YH
48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 610 - 614
[14] Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs
Popovich, Mikhail
Friedman, Eby G.
Secareanu, Radu M.
Hartin, Olin L.
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 811 - +
[15] Power Noise Optimization with Decoupling Capacitors
Safaryan, K. H.
2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
[16] Optimizing On-Chip Decoupling Capacitors to Improve Power Supply Noise Induced Jitter and ESD Robustness
Liu, Xiaoping
Beyene, Wendemagegnehu
Sivarajah, Selvakumar
Jiang, Jenny
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1211 - 1218
[17] Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors
Rius, Josep
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) : 993 - 1004
[18] On-chip decoupling capacitor optimization for noise and leakage reduction
Chen, HH
Neely, JS
Wang, MF
Co, G
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 251 - 255
[19] Gated decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies
Chen, YR
Li, H
Roy, K
Koh, CK
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 775 - 778
[20] Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies
Chen, Yiran
Li, Hai
Roy, Kaushik
Koh, Cheng-Kok
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1749 - 1752

← 1 2 3 4 5 →