共 32 条
- [3] Layout Optimization of Short De-embedding Structure for Accurate On-Chip Inductor Characterization 2021 IEEE 21ST TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2021, : 31 - 33
- [4] An Optimization Algorithm to Build Low Congestion Multi-Ring Topology for Optical Network-on-Chip IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (07): : 1835 - 1842
- [5] R plus S: and application-specific hybrid on-chip network based on self-adaptive optimization for communication IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
- [8] On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 724 - 727
- [10] An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network Science China Information Sciences, 2013, 56 : 1 - 20