A CMOS image sensor for high-speed active range finding using column-parallel time-domain ADC and position encoder

被引:19
|
作者
Oike, Y [1 ]
Ikeda, M [1 ]
Asada, K [1 ]
机构
[1] Univ Tokyo, ASADA Lab, Tokyo 1138656, Japan
关键词
high resolution; position encoder; priority encoder; range finding; real time; smart image sensor; time-domain analog-to-digital (ADC);
D O I
10.1109/TED.2002.806967
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a smart image sensor for real-time and high-resolution three-dimensional (3-D) measurement to be used for sheet light projection is presented. It realizes not only a sufficiently high frame rate for real-time 3-D measurement, but also high pixel resolution due to a small pixel circuit and high subpixel accuracy due to gravity center calculation using an intensity profile. Simulation results show that the ultimate frame rate is 32.6 k frames/s (i.e., 31.8 range_map/s) in a 1024 x 1024 pixel sensor. A 3-b intensity profile allows subpixel accuracy under 0.1 pixel. The sensor using this architecture can acquire a two-dimensional (2-D) image as well, so a texture-mapped 3-D image can be reproduced by the same sensor. A 128 x 128 smart image sensor has been developed and successfully tested. A 2-D image, a range map, and a texture-mapped 3-D image have been acquired by the 3-D measurement system using the fabricated sensor.
引用
收藏
页码:152 / 158
页数:7
相关论文
共 50 条
  • [41] High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers
    Lee, D.
    Han, G.
    ELECTRONICS LETTERS, 2007, 43 (24) : 1362 - 1364
  • [43] A high-speed CMOS image sensor with on-chip parallel image compression circuits
    Nishikawa, Yukinari
    Kawahito, Shoji
    Furuta, Masanori
    Tamura, Toshihiro
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 833 - +
  • [44] An 11-bit low power column-parallel single slope ADC with comparator toggle prediction technique for CMOS image sensor
    Shi, Xiaolin
    Li, Shaomeng
    Nie, Kaiming
    MICROELECTRONICS JOURNAL, 2024, 153
  • [45] A Low-Power Column-Parallel σΔ ADC With Shared OTAs and Single-Bit-BWI Decimation Filter for CMOS Image Sensor
    Wang, Zhongjie
    Ma, Qiyun
    Yang, Tongbei
    Lin, Zhi
    Bermak, Amine
    Tang, Fang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 2979 - 2985
  • [46] A Parallel ADC for High-Speed CMOS Image Processing System with 3D Structure
    Kiyoyama, K.
    Ohara, Y.
    Lee, K-W
    Yang, Y.
    Fukushima, T.
    Tanaka, T.
    Koyanagi, M.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 101 - +
  • [47] A High-Speed Wafer-Scale CMOS X-Ray Detector With Column-Parallel ADCs Using Oversampling Binning Method
    Kim, Jong-Boo
    Hong, Seong-Kwan
    Kwon, Oh-Kyong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 888 - 895
  • [48] High-speed readout system of X-ray CMOS image sensor for time domain astronomy
    Ogino, Naoki
    Arimoto, Makoto
    Sawano, Tatsuya
    Yonetoku, Daisuke
    Shen, Hsien-chieh
    Sakamoto, Takanori
    Hiraga, Junko S.
    Yatsu, Yoichi
    Mihara, Tatehiro
    JOURNAL OF INSTRUMENTATION, 2024, 19 (01)
  • [49] A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization
    Qiu, Lei
    Yang, Chuanshi
    Wang, Keping
    Zheng, Yuanjin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2175 - 2179
  • [50] An on-sensor bit-serial column-parallel processing architecture for high-speed discrete Fourier transform
    Eki, Tatsuya
    Kawahito, Shoji
    Tadokoro, Yoshiaki
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) : 642 - 646