FELIX: Fast and Energy-Efficient Logic in Memory

被引:117
作者
Gupta, Saransh [1 ]
Imani, Mohsen [1 ]
Rosing, Tajana [1 ]
机构
[1] Univ Calif San Diego, CSE Dept, La Jolla, CA 92093 USA
来源
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS | 2018年
关键词
Processing in-Memory; Non-volatile memories; Memristors; Hyper-dimensional computing; Machine learning; Energy efficiency; INTERNET; DESIGN; THINGS;
D O I
10.1145/3240765.3240811
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The Internet of Things (IoT) has led to the emergence of big data. Processing this amount of data poses a challenge for current computing systems. PIM enables in -place computation which reduces data movement, a major latency bottleneck in conventional systems. In this paper, we propose an in -memory implementation of fast and energy efficient logic (FELIX) which combines the functionality of PIM with memories. To the best of authors' knowledge, FELIX is the first PIM logic to enable the single cycle NOR, NOT, NAND, minority, and OR directly in crossbar memory. We exploit the voltage threshold -based memristors to enable single cycle operations. It is a purely in -memory execution which neither reads out data nor changes sense amplifiers, while preserving data in-memory. We extend these single cycle operations to implement more complex functions like XOR and addition in memory with 2x lower latency than the fastest published PIM technique. We also increase the amount of in -memory parallelism in our design by segmenting bitlines using switches. To evaluate the efficiency of our design at the system level, we design a FELIX-based HyperDimensional (HD) computing accelerator. Our evaluation shows that for all applications tested using HD, FELIX provides on average 128.8x speedup and 5,589.3x lower energy consumption as compared to AMD CPU. F.-TUX HD also achieves on average 2.21 x higher energy efficiency, I.86 x speedup, and 1.68x less memory as compared to the fastest PIM technique.
引用
收藏
页数:7
相关论文
共 29 条
  • [1] M3: Stream Processing on Main-Memory MapReduce
    Aly, Ahmed M.
    Sallam, Asmaa
    Gnanasekaran, Bala M.
    Long-Van Nguyen-Dinh
    Aref, Walid G.
    Ouzzani, Mourad
    Ghafoor, Arif
    [J]. 2012 IEEE 28TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE), 2012, : 1253 - 1256
  • [2] [Anonymous], 2016, P 53 ANN DES AUT C D
  • [3] [Anonymous], 2018, Circuits and Systems (ISCAS), 2018 IEEE International Symposium on, DOI [DOI 10.1109/ISCAS.2018.8351561, 10.1109/ISCAS.2018.8351561]
  • [4] [Anonymous], DAC
  • [5] [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [10.1145/2508148.2485939, DOI 10.1145/2485922.2485939, 10.1145/2485922.2485939]
  • [6] NEAR-DATA PROCESSING: INSIGHTS FROM A MICRO-46 WORKSHOP
    Balasubramonian, Rajeev
    Chang, Jichuan
    Manning, Troy
    Moreno, Jaime H.
    Murphy, Richard
    Nair, Ravi
    Swanson, Steven
    [J]. IEEE MICRO, 2014, 34 (04) : 36 - 42
  • [7] 'Memristive' switches enable 'stateful' logic operations via material implication
    Borghetti, Julien
    Snider, Gregory S.
    Kuekes, Philip J.
    Yang, J. Joshua
    Stewart, Duncan R.
    Williams, R. Stanley
    [J]. NATURE, 2010, 464 (7290) : 873 - 876
  • [8] The PASCAL Visual Object Classes Challenge: A Retrospective
    Everingham, Mark
    Eslami, S. M. Ali
    Van Gool, Luc
    Williams, Christopher K. I.
    Winn, John
    Zisserman, Andrew
    [J]. INTERNATIONAL JOURNAL OF COMPUTER VISION, 2015, 111 (01) : 98 - 136
  • [9] Griffin G., 2007, CALTECH 256 OBJECT C
  • [10] Internet of Things (IoT): A vision, architectural elements, and future directions
    Gubbi, Jayavardhana
    Buyya, Rajkumar
    Marusic, Slaven
    Palaniswami, Marimuthu
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2013, 29 (07): : 1645 - 1660