Compact modeling of lateral nonuniform doping in high-voltage MOSFETs

被引:35
作者
Chauhan, Yogesh Singh [1 ]
Krummenacher, Francois
Gillon, Renaud
Bakeroot, Benoit
Declercq, Michel J.
Ionescu, Adrian Mihai
机构
[1] Ecole Polytech Fed Lausanne, Elect Lab, Inst Microelectron & Microsyst, CH-1015 Lausanne, Switzerland
[2] AMI Semocond, B-9700 Oudenaarde, Belgium
[3] Univ Ghent, B-9000 Ghent, Belgium
关键词
capacitance; compact model; drift; high voltage; lateral diffused MOS (LDMOS); lateral doping; MOSFET; vertical diffused MOS (VDMOS);
D O I
10.1109/TED.2007.896597
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports on the detailed analysis and modeling of lateral nonuniform doping present in intrinsic MOS channel of high-voltage (RV) MOSFETs, e.g., vertical (VDMOS) and lateral diffused MOS (LDMOS). It is shown that conventional long-channel MOSFET models using uniform lateral doping can never correctly model the capacitance behavior of these devices. A new analytical compact model for lateral nonuniformly doped MOSFET is reported. The intrinsic nonuniformly doped MOS model is first-validated on numerical simulation and then on measured characteristics of VDMOS and LDMOS transistors including the drift region. The model shows good results in the dc and, most importantly, in the ac regime, especially in simulating the peaks on C-GD, C-GS, and C-GG capacitances. This new model improves the accuracy of HV MOS models, especially output characteristics and during transient response (i.e., amplitude and position of peaks, as well as slope of capacitances).
引用
收藏
页码:1527 / 1539
页数:13
相关论文
共 42 条
[31]   The effect of LAC doping on deep submicrometer transistor capacitances and its influence on device RF performance [J].
Narasimhulu, K ;
Desai, MP ;
Narendra, SG ;
Rao, VR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1416-1423
[32]   Impact of lateral asymmetric channel doping on deep submicrometer mixed-signal device and circuit performance [J].
Narasimhulu, K ;
Sharma, DK ;
Rao, VR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) :2481-2489
[33]   Potential design and transport property of 0.1-mu m MOSFET with asymmetric channel profile [J].
Odanaka, S ;
Hiroki, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (04) :595-600
[34]   TRANSIENT ANALYSIS OF MOS-TRANSISTORS [J].
OH, SY ;
WARD, DE ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1571-1578
[35]  
Pierret R., 1996, SEMICONDUCTOR DEVICE
[36]   High-power SOI vertical DMOS transistors with lateral drain contacts: Process developments, characterization, and modeling [J].
Pinardi, K ;
Heinle, U ;
Bengtsson, S ;
Olsson, J ;
Colinge, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (05) :790-796
[37]  
Roy AS, 2006, PROC EUR S-STATE DEV, P307
[38]   Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model [J].
Sallese, JM ;
Bucher, M ;
Krummenacher, F ;
Fazan, P .
SOLID-STATE ELECTRONICS, 2003, 47 (04) :677-683
[39]  
TRIVEDI M, 1999, P ISPSD, P245
[40]  
Tsai CY, 1997, IEEE T ELECTRON DEV, V44, P472, DOI 10.1109/16.556158