Compact modeling of lateral nonuniform doping in high-voltage MOSFETs

被引:35
作者
Chauhan, Yogesh Singh [1 ]
Krummenacher, Francois
Gillon, Renaud
Bakeroot, Benoit
Declercq, Michel J.
Ionescu, Adrian Mihai
机构
[1] Ecole Polytech Fed Lausanne, Elect Lab, Inst Microelectron & Microsyst, CH-1015 Lausanne, Switzerland
[2] AMI Semocond, B-9700 Oudenaarde, Belgium
[3] Univ Ghent, B-9000 Ghent, Belgium
关键词
capacitance; compact model; drift; high voltage; lateral diffused MOS (LDMOS); lateral doping; MOSFET; vertical diffused MOS (VDMOS);
D O I
10.1109/TED.2007.896597
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports on the detailed analysis and modeling of lateral nonuniform doping present in intrinsic MOS channel of high-voltage (RV) MOSFETs, e.g., vertical (VDMOS) and lateral diffused MOS (LDMOS). It is shown that conventional long-channel MOSFET models using uniform lateral doping can never correctly model the capacitance behavior of these devices. A new analytical compact model for lateral nonuniformly doped MOSFET is reported. The intrinsic nonuniformly doped MOS model is first-validated on numerical simulation and then on measured characteristics of VDMOS and LDMOS transistors including the drift region. The model shows good results in the dc and, most importantly, in the ac regime, especially in simulating the peaks on C-GD, C-GS, and C-GG capacitances. This new model improves the accuracy of HV MOS models, especially output characteristics and during transient response (i.e., amplitude and position of peaks, as well as slope of capacitances).
引用
收藏
页码:1527 / 1539
页数:13
相关论文
共 42 条
[21]  
FRERE SF, 2001, P ESSDERC, P219
[22]   PSP: An advanced surface-potential-based MOSFET model for circuit simulation [J].
Gildenblat, Germady ;
Li, Xin ;
Wu, Weimin ;
Wang, Hailing ;
Jha, Amit ;
van Langevelde, Ronald ;
Smit, Geert D. J. ;
Scholten, Andries J. ;
Klaassen, Dirk B. M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) :1979-1993
[23]  
Hefyene N, 2002, SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, P203, DOI 10.1109/SISPAD.2002.1034552
[24]  
Hefyene N, 2002, ASDAM '02, CONFERENCE PROCEEDINGS, P345, DOI 10.1109/ASDAM.2002.1088540
[25]  
HEFYENE N, 2005, THESIS LAUSANNE
[26]  
HIROKI A, 1995, IEDM TECH DIG
[27]   Performance and reliability of single halo deep sub-micron p-MOSFETs for analog applications [J].
Jha, NK ;
Baghini, MS ;
Rao, VR .
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, :35-39
[28]  
JHA NK, 2002, P ESSDERC, P603
[29]   Physically based description of quasi-saturation region of vertical DMOS power transistors [J].
Kreuzer, CH ;
Krischke, N ;
Nance, P .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :489-492
[30]   Quasi-saturation capacitance behavior of a DMOS device [J].
Liu, CM ;
Kuo, JB .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) :1117-1123