On the asymmetry of the DC and low-frequency noise characteristics of vertical nanowire MOSFETs with bulk source contact

被引:0
作者
Simoen, Eddy [1 ]
Veloso, Anabela [1 ]
Matagne, Philippe [1 ]
机构
[1] UPM, IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
关键词
Vertical nanowires; Gate-all-around; Low-frequency noise; Forward and reverse operation; JUNCTIONLESS;
D O I
10.1016/j.sse.2022.108268
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the impact of switching the source and drain on the low-frequency noise of Gate-All-Around (GAA) Vertical Nanowire (VNW) n-and pMOSFETs fabricated on bulk silicon wafers is investigated. Switching the role of the electrodes results in an increase in the absolute value of the threshold voltage, a higher subthreshold slope and maximum transconductance. For the p-channel devices, significantly lower 1/f noise is observed in reverse operation compared with the normal forward configuration. Considering the mobility fluctuations origin of the 1/f noise, this indicates a pronounced impact of the choice of the source/drain contact on the conduction in the p-type silicon nanowires. On the other hand, little effect on the noise behaviour has been found from the in-situ boron doping density in the NWs. For the n-channel FETs, qualitatively similar results have been obtained with respect to the 1/f noise PSD. At the same time, the dominant flicker noise mechanism changes from Ag domi-nated in F operation to rather delta n in R mode.
引用
收藏
页数:6
相关论文
共 17 条
  • [1] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    [J]. APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [2] Electrical noise and RTS fluctuations in advanced CMOS devices
    Ghibaudo, G
    Boutchacha, T
    [J]. MICROELECTRONICS RELIABILITY, 2002, 42 (4-5) : 573 - 582
  • [3] IMPROVED ANALYSIS OF LOW-FREQUENCY NOISE IN FIELD-EFFECT MOS-TRANSISTORS
    GHIBAUDO, G
    ROUX, O
    NGUYENDUC, C
    BALESTRA, F
    BRINI, J
    [J]. PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1991, 124 (02): : 571 - 581
  • [4] Low-frequency noise reduction in vertical MOSFETs having tunable threshold voltage fabricated with 60nm CMOS technology on 300mm wafer process
    Imamoto, Takuya
    Ma, Yitao
    Muraguchi, Masakazu
    Endoh, Tetsuo
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [5] Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs
    Kilpi, Olli-Pekka
    Svensson, Johannes
    Lind, Erik
    Wernersson, Lars-Erik
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 70 - 75
  • [6] Liu MS, 2020, IEEE T ELECTRON DEV, V67, P2988, DOI 10.1109/TED.2020.2996183
  • [7] Mukherjee C, 2017, PROC EUR S-STATE DEV, P34, DOI 10.1109/ESSDERC.2017.8066585
  • [8] Investigation of Low-Frequency Noise Behavior After Hot-Carrier Stress in an n-Channel Junctionless Nanowire MOSFET
    Park, Chan-Hoon
    Ko, Myung-Dong
    Kim, Ki-Hyun
    Lee, Sang-Hyun
    Yoon, Jun-Sik
    Lee, Jeong-Soo
    Jeong, Yoon-Ha
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) : 1538 - 1540
  • [9] On the flicker noise in submicron silicon MOSFETs
    Simoen, E
    Claeys, C
    [J]. SOLID-STATE ELECTRONICS, 1999, 43 (05) : 865 - 882
  • [10] Simoen E, IEEE ELECT DEVICE LE