Wire-channel and wrap-around-gate metal-oxide-semiconductor field-effect transistors with a significant reduction of short channel effects

被引:40
作者
Leobandung, E [1 ]
Gu, J [1 ]
Guo, LJ [1 ]
Chou, SY [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Nanostruct Lab, Minneapolis, MN 55455 USA
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 1997年 / 15卷 / 06期
关键词
D O I
10.1116/1.589729
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Metal-oxide-semiconductor field-effect transistors (MOSFETs) with a wire-channel and wrap-around-gate (WW) structure were fabricated using electron beam lithography and reactive ion etching. The smallest devices have a 35 nm channel width, a 50 nm channel thickness, and a 70 nm channel length. Measurements showed that as the channel width of WW MOSFETs decreased from 75 to 35 nm short channel effects were significantly reduced: the subthreshold slope decreased from 356 to 80 mV/dec and the drain-induced barrier lowering decreased from 988 to 129 mV. Furthermore, the reduction of channel width increases the drive current per unit channel width. A multichannel WW MOSFET with a high current driving capability is discussed. (C) 1997 American Vacuum Society.
引用
收藏
页码:2791 / 2794
页数:4
相关论文
共 7 条
[1]  
[Anonymous], INT EL DEV M
[2]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[3]   Imprint lithography with 25-nanometer resolution [J].
Chou, SY ;
Krauss, PR ;
Renstrom, PJ .
SCIENCE, 1996, 272 (5258) :85-87
[4]   IMPACT OF THE VERTICAL SOI DELTA STRUCTURE ON PLANAR DEVICE TECHNOLOGY [J].
HISAMOTO, D ;
KAGA, T ;
TAKEDA, E .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) :1419-1424
[5]   NUMERICAL-ANALYSIS OF A CYLINDRICAL THIN-PILLAR TRANSISTOR (CYNTHIA) [J].
MIYANO, S ;
HIROSE, M ;
MASUOKA, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (08) :1876-1881
[6]   ULTRAFAST OPERATION OF 5TH-ADJUSTED P(+)-N(+) DOUBLE-GATE SOI MOSFETS [J].
TANAKA, T ;
SUZUKI, K ;
HORIE, H ;
SUGII, T .
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (10) :386-388
[7]   NONPLANAR OXIDATION AND REDUCTION OF OXIDE LEAKAGE CURRENTS AT SILICON CORNERS BY ROUNDING-OFF OXIDATION [J].
YAMABE, K ;
IMAI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (08) :1681-1687