Dynamic task allocation and scheduling with contention-awareness for Network-on-Chip based multicore systems

被引:11
作者
Paul, Suraj [1 ]
Chatterjee, Navonil [2 ]
Ghosal, Prasun [1 ]
机构
[1] Indian Inst Engn Sci & Technol, Sibpur, India
[2] Univ Bretagne Sud, Lorient, France
关键词
Network-on-Chip; Multicore systems; Dynamic allocation; Deadline;
D O I
10.1016/j.sysarc.2021.102020
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, Network-on-Chip (NoC) based multicore systems have become popular for executing real-time applications. Mapping and scheduling of these applications are critical for system performance. The complexity of the problem increases for dynamic scenarios with real-time applications where new applications unknown at design-time, are submitted by users at runtime. Most of the existing works in this domain either ignore the allocation of communication workload or use estimated network contention while neglecting the impact on timing performance of tasks. In this work, we present an improved algorithm for dynamic task assignment and scheduling with link contention-awareness, which jointly allocates the tasks on the processors of NoC based multicore platform and schedules the communications on on-chip links. It minimizes communication latency and helps to satisfy the deadline of the tasks present in the allocated real-time applications. Experimental results show that the proposed approach achieves 25.3% and 45.6% improvement in task deadline satisfaction and communication latency compared to recent dynamic task allocation approaches while exhibiting 31.2% reduced runtime overhead.
引用
收藏
页数:16
相关论文
共 41 条
  • [11] High Performance Dynamic Resource Allocation for Guaranteed Service in Network-on-Chips
    Chen, Yong
    Matus, Emil
    Moriam, Sadia
    Fettweis, Gerhard P.
    [J]. IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (02) : 503 - 516
  • [12] Chou CL, 2008, DES AUT TEST EUROPE, P1074
  • [13] Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip
    Chou, Chen-Ling
    Marculescu, Radu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (01) : 78 - 91
  • [14] Chui Stephen, 2016, CONGESTION AWARE ADA
  • [15] Dynamic Task Mapping for MPSoCs
    de Souza Carvalho, Ewerson Luiz
    Vilar Calazans, Ney Laert
    Moraes, Fernando Gehm
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (05): : 26 - 35
  • [16] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
  • [17] Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
  • [18] Fattah M, 2013, DES AUT CON
  • [19] Fattah M, 2014, ASIA S PACIF DES AUT, P349, DOI 10.1109/ASPDAC.2014.6742914
  • [20] Ge BJ, 2012, INT SOC DESIGN CONF, P72, DOI 10.1109/ISOCC.2012.6407042